

Examples:
$$f_{overline}(i=0)$$
; $i(c_{100})$; $i+1$)

 $x[2i+3] = x[2i]+5$;

 $x[2i+4] = x$

```
SUM=0)
# prayma omp parallel for reduction (+: SUM)

# prayma omp parallel for reduction (+: SUM)

For (R=0) k < n; k + +)

If (k:/.2 ==0)

plus_minus = 1;

else plus_minus = -1;


sum += plus_minus /(2k+1)

sum += plus_minus /(2k+1)
```


Loop optimizations


Tuesday, February 9, 2021 8:59 AM


- Approaches aim to:
 - Maximize locality in the cache (memory accesses within a single cache line ideally should have a stride length of 1)
 - Optimize memory access patterns accordingly
 - o Reuse data brought into the cache
- Examples of loop optimization
 - Loop fusion
 - Loop fission
 - o Loop interchange
 - Loop tiling
 - Tiled matrix transpose
 - Tiles matrix multiplication



Exploits he locality







Mainon

Matny transpose: assume nxn matrix

for (i = 0; i < n; i+t)

for (j=0; j < n; j+t)

B[i][ii] = A[i][ii];

Solution: maximize the reuse of data

Solution: maximize the cache by singht into cache

Time (see loop-tiling-c)

Mathy Mulhplication:

P = M × N Assume nxn matrices

P = dot product of the land

Pij = dot product of the land

of M

Pij = dot product of the land

of M

Pij = dot product of the land

of M

Pij = dot product of the land

of M

of M

Solution: tiled/blocked matrix multiplication

Solution: tiled/blocked matrix multiplication

Introduction to CUDA


Tuesday, February 9, 2021 9:03 AM

- Compute Unified Device Architecture (CUDA) is a parallel computing platform and programming model developed by NVIDIA for general computing on graphical processing units (GPUs)
- Enables General Purpose Programming on the GPU (GPGPU)
- Contains SPMD extensions for data-parallel programming on the GPU
 - o SPMD: Single Program Multiple Data
 - o STMD: Single Thread Multiple Data


GPU microarchitecture

Tuesday, February 9, 2021 9:05 AM

- We will be using the GTX 1080 on xunil-05.coe.drexel.edu
- Feel free to debug and test code on your local GPU (if you have one on your machine)
- The GTX 1080 comprises 2560 cores
 - o 20 streaming multiprocessors (SMs), each with 128 cores
 - o 64K registers per SM
 - 48 KB of shard memory/cache per SM
 - 6 GB of global memory
 - o 64 KB of constant memory
- Maximum number of threads that can be executed by the hardware at any given time: 2048 threads
- Maximum number of thread blocks that can be placed on the hardware at any given time: 8



memory hierarchy



Cores are organized in hierarchical fashion

> latery: 200 100 y des Global memory -> lateny: ~ 25 cycles -> lateny: ~ 25 cycles Constant Readonly memories

The CUDA/C execution model

Tuesday, February 9, 2021 9:09 AM

- Integrated host and GPU program
- Serial or modestly parallel parts in host C code
- Highly parallel parts in GPU SPMD (single program multiple data) kernel C code
- CPU and GPU maintain separate memory maps
 - Use cudaMemcpy() to transfer data between CPU and GPU
- Memory allocation on the GPU is persistent across multiple kernel calls
 - o cudaMalloc() allocates memory on the GPU
 - cudaFree() frees previously allocated memory

Host side

1. Allocate memory on GPU

2. Transfer data to GPU (CPV -> GPU)

3. Setup execution grid

4. Launch kernel

5. Transfer data to CPV (CPV - GPV)

CPU
Memory
PCI
Minimize
CPU
GPU

Device Side
- kernel

Bulleneck

Device (GPU)


40kcs

6. Free GPV global memory

GPV Global memory is persistent accross multiple kernel calls.

Building the CUDA executable

Tuesday, February 9, 2021 9:16 AM



CUDA threading model

Tuesday, February 9, 2021 9:18 AM

- Hierarchical thread organization
 - Threads
 - Thread blocks
 - Execution grid
- CUDA provides intrinsic variables to help locate each thread within the execution grid
 - Needed for thread-to-data mapping for your application (think thread ID)
- More on thread blocks

- Upper bound on execution-grid size

- Upper bound on thread-block size (CUDA version/GPU architecture dependent)
 - Maximum number of threads/thread block = 1024 on the 1080 GTX
 - Examples: (1024, 1, 1), (1, 1024, 1), (32, 32, 1)
- o Thread block must be scheduled in its entirety on a streaming multiprocessor; cannot be split up over multiple streaming multiprocessors
- \circ $\,$ Maximum number of blocks that can be scheduled on a SM at any time: 8 $\,$ Threads can use shared memory and synchronization mechanisms (barriers) to coordinate with other threads within a single thread block

No synchronization is available or assumed between thread blocks (that is, thread blocks can finish execution in any order)

Maximum number of thread blocks in the X direction: 2^64 Maximum number of thread blocks in the Y direction: 2^64 Hierarchical organization

GPV thread (mins kernel)

TBI

T.D.

\TBn-

Thread blocks

1D thred block

tid = thread Idx.x)

2D thread block:

threatdx.x)


threed Tax-X thread IdX-Y block Dim-X block Dim.y

thread block Dimensions of

block Din-y (# of threeds along X)
block Din-y (# of threeds along X)

Execution grid:


blockIdx.x? locates block within grid.




A, B; vectors

$$C = A + B$$

1) Strategy: each output element in C is computed by a thread.
2) If am a thread, what input elements do I need to calculate my output element





```
. So, # of thread blocks = 2×20 = 40
Execution grid:
                thread block: (1024,1,1)
                grid: (#thread blocks, 1) = (40,1)
                #thread blocks: 40
We use the concept of striding to calculate output
 elements.
                               TB 39
                      gridDim.x * blockDim.x;
     Stride length =
                             total number of threads in the grid.
                tid = blockIdx.x * blockDim.x + thread Idx.x;
     Kernel code :
                Stride = gridDim. X * block Dim. X j
                    c(tid] = A[tid] + B[tid]; // Calculate current element
                while (tid < n) f
                    tid += stride; // Move on to next element
```