

Pinned memory Tuesday, March 2, 2021 8:35 AM Pinned or page-locked memory improves achieved bandwidth between host and device o Enables zero-copy transfers Use cudaHostAlloc() to request pinned pages from the Operating System L) Speed up transfer 7 - Code example: page_locked_memory pare offset within Why virtual memory? - Dynamic loading of processs Schemand posing Address space protection Overhead due to address Direct memory access (DMA) controller handles data transfer Src address (hast) TI -> DMA happens in





So far: data is transferred in full before computation begins

Code example: streams

-SGPV CPV -

- Streaming model:
 - 1) Transfer data in smaller chunks
 - 3) Continue to transfer additional chunks to GPU 2) GPU can start processing, chunk
 - 4) Overlap computation + communication

Streaming source — GPU — CPU

(Sensor)

Vector addition:

stream 0


stream 0 stream 1


Single stream!

Stream O: Gpy[A]

Stream 0: [apt A] [apy(B)] | K | Copy(C) | Copy(A) | Cop

https://devblogs.nvidia.com/unified-memory-cuda-beginners/





SIMD fashion June Single kernel runs at amy

MIMD fashion 5 launch concorrect bernels on the GPU

If the ternels

CUDA BLAS examples

Sunday, May 31, 2020 12:04 PM

https://docs.nvidia.com/cuda/cublas/index.html

Single precision AX plus Y (SAXPY)

Vector dot product (dot)

Single precision general matrix-matrix multiplication (sgemm)

Single precision general matrix-vector multiplication (sgemv)

See CUBLAS documentation on BBLearn

BLAS : Basic linear algebra subrownines


New Section 1 Page 8

Vector processing on the CPU

Thursday, March 11, 2021 8:43 AM

- Streaming SIMD Extensions (SSE) is a single instruction, multiple data (SIMD) instruction set extension to the x86 architectureop
- SSE2:
 - o Eight new 128-bit registers known as XMM0 through XMM7
 - o XMM registers can be configured to hold
 - Four 32-bit single-precision floating-point numbers or
 - Two 64-bit double-precision floating-point numbers or
 - Two 64-bit integers or
 - Four 32-bit integers or
 - Eight 16-bit short integers or
 - Sixteen 8-bit bytes or characters
 - \circ $\;$ The ISA supports both scalar and packed scalar (vector) instructions
 - Memory-to-register/register-to-memory/register-to-register data movement
 - Arithmetic operations (add. Subtract, multiply, divide)
 - Bit-wise logical operations
 - Compare and shuffle
- More recent developments: Advanced Vector Extensions (AVX)
 - AVX uses sixteen YMM registers, each of width 256 bits, to perform SIMD operations
 Eight 32-bit single-precision floating point numbers or

 - Four 64-bit double-precision floating point numbers
 - AVX-512 uses 32 512-bit registers (ZMM0-ZMM31) for SIMD operations
- Intrinsic instructions (implemented directly in the compiler) provide access to SSE instructions



Gaussian elimination on the GPU

Thursday, March 11, 2021 8:57 AM

$$A_{1} \times = b \implies \bigcup_{\substack{x = b \\ h \times n \text{ hx l}}} \bigvee_{\substack{n \times l \\ rangular \\ m \approx h \times x}} \bigvee_{\substack{p \text{ prev} \\ rangular \\ m \approx h \times x}}$$


Saussian elimination

$$3x + 5y + 2z = 19$$

$$2x + 3y + z = 11$$

$$x + 2y + 2z = 11$$

$$A \begin{bmatrix} 3 & 5 & 2 \\ 2 & 3 & 1 \\ 1 & 2 & 2 \end{bmatrix} \begin{bmatrix} X \\ Y \\ Z \end{bmatrix} = \begin{bmatrix} 19 \\ 11 \\ R2 \\ R3 \end{bmatrix}$$



Back substitution

$$X_{n-2} + a. X_{n-1} = b_{n-2}$$

$$X_{n-2} = b_{n-2} - a \cdot X_{n-1}$$

Short Step:
$$R1/3$$

$$A' = \begin{bmatrix} 1 & 5/3 & 2/3 \\ 2 & 3 & 1 \\ 1 & 2 & 2 \end{bmatrix}$$

$$A' = \begin{bmatrix} 2 & 3 & 1 \\ 2 & 2 & 2 \end{bmatrix}$$

$$b = \begin{bmatrix} 19/3 \\ 11 \end{bmatrix}$$

2) Elimination step

$$R2 = R2 - 2R$$

 $R3 = R3 - R1$

Elimination step

$$R2 = R2 - 2RI$$
 $R3 = R3 - RI$
 $R3 = R3 - RI$

3) Division step:
$$R2/-1/3$$
 | $S/3$ | $Z/3$ |

$$b = \begin{bmatrix} 19/3 \\ 5 \\ 14/3 \end{bmatrix}$$

4) Elimination Stq.'
$$R3 = R3 - \frac{1}{3}R2 \qquad A' = \begin{bmatrix} 1 & 5/3 & 2/3 \\ 0 & 0 & 1 \\ 0 & 0 & 1 \end{bmatrix}$$

$$b = \begin{bmatrix} 19/5 \\ 5 \\ 3 \end{bmatrix}$$

Back substitution:

$$z = 3$$

 $y+z=5$
 $y = 5-3 = 2$
 $x + 5/3y + 2/3z = 19/5$
 $x = 1$

· Not stable

. Exceptions on GPU
- Division by Zero

Yours la Cols

Silent exception

a/o >- NaN

NaN + NaN = NaN

Host-side code:

Transfer A to device

For (k=0) k<n , k+t) { // Process rows

for (k=0) k<n , k+t) { // Process rows


call division kevnel (A, k, n)

sync.

Call elimination kevnel (A, k, n)

sync.

Read A from device.



```
row = k+1 + blockIdx.x
```

```
while (row \leq n) of // stride across rows

while (tid \leq n) \leq 1 stride along row

while (tid \leq n) \leq 1 stride along row

x = A \text{ (row * width + k + 1 + tid)}

x = x - x \cdot a = A \text{ (row * width + k}

tid = tid + blockDim \cdot x

Sync

if (threadIdx: x = = 0)

x = 0

x = 0

x = 0

x = 0

x = 0
```