Block or report user

Report or block skristiansson

Hide content and notifications from this user.

Contact Support about this user’s behavior.

Report abuse



Popular repositories

  1. llvm-or1k

    LLVM backend for OpenRISC 1000

    C++ 9 8

  2. ar100-info

    C 9 4

  3. clang-or1k

    Clang for OpenRISC 1000

    C++ 7 6

  4. wb_sdram_ctrl

    SDRAM controller with multiple wishbone slave ports

    Verilog 7 6

  5. diila

    A Device Independent Integrated Logic Analyzer

    Verilog 6 1

  6. i2s

    i2s core, with support for both transmit and receive

    Verilog 5 6

1 contribution in the last year

Aug Sep Oct Nov Dec Jan Feb Mar Apr May Jun Jul Aug Mon Wed Fri

Contribution activity

January - August 2018

skristiansson has no activity yet for this period.

Seeing something unexpected? Take a look at the GitHub profile guide.