Skip to content


  • Arctic Code Vault Contributor



Popular repositories

  1. SDRAM controller with multiple wishbone slave ports

    Verilog 13 8

  2. i2s core, with support for both transmit and receive

    Verilog 13 9

  3. LLVM backend for OpenRISC 1000

    C++ 9 8

  4. Clang for OpenRISC 1000

    C++ 7 6

  5. A Device Independent Integrated Logic Analyzer

    Verilog 7 1

2 contributions in the last year

Oct Nov Dec Jan Feb Mar Apr May Jun Jul Aug Sep Mon Wed Fri

Contribution activity

January - September 2020

skristiansson has no activity yet for this period.

Seeing something unexpected? Take a look at the GitHub profile guide.

You can’t perform that action at this time.