

Example 3: Booth's Multiplication

Booth's algorithm is an improvement whereby we can avoid the additions whenever consecutive 0's or 1's are detected in the multiplier \rightarrow makes process faster.

* We inspect bits of the multiplier (Q_i, Q_{i-1}) at a time.
(Q_i, Q_{i-1})

00 or 11 \therefore only shift the partial product

01 : do addition then shift

10 : do subtraction then shift

* Q_{-1} is assumed to be equal to 0.

Algorithm:

start



$A = 0; Q_{-1} = 0$
 $COUNT = n$
 $M = \text{multiplicand};$
 $Q = \text{multiplier};$

M : n-bit multiplicand

Q : n-bit multiplier

A : n-bit temporary register

Q_{-1} : 1 bit flip flop



example 2: $(-10) \times (13)$

Assume: 5-bit numbers

$M: (10110)_2$

$-M: (01010)_2$



$Q: (01101)_2$

product = -130



$= (110111110)_2$

A	Q	Q_{-1}	
00000	0110	0	Initialization
01010	0110	0	$A = A - M$ step 1
00101	0011	0	shift
11011	0011	0	$A = A + M$ step 2
11101	1001	0	shift
00111	1001	0	$A = A - M$ step 3
00011	1100	0	shift
00001	1110	0	shift step 4
10111	1110	0	$A = A + M$ step 5
11011	1110	0	shift

Data Path



Control path



Data Path:

① module BOOTH (1dA, 1dQ, 1dM, clrA, clrQ, clrtf, sftA, sftQ, addsub, decr, 1dent, data-in, clk, qm1, eq2);

input 1dA, 1dQ, 1dM, clrA, clrQ, clrtf, sftA, sftQ, addsub, clk;

input [15:0] data-in;

output qm1, eq2;

wire [15:0] A, M, Q, Z;

wire [4:0] count;

assign eq2 = ~&count;

shiftreg AR (A, Z, A[15], clk, 1dA, clrA, sftA);

shiftreg QR (Q, data-in, A[0], clk, 1dQ, clrQ, sftQ);

dff QM1 (Q[0], qm1, clk, clrtf);

PIPO MR (data-in, M, clk, 1dM);

ALU AS (Z, A, M, addsub);

counter CN (count, decr, 1dent, clk);

s_in = serial in

endmodule

② Shift register

module shiftreg (data-out, data-in,

s-in, clk, ld, clr, sft);

input s-in, clk, ld, clr, sft;

input [15:0] data-in;

output reg [15:0] data-out;

always @ (posedge clk)

begin

if (clr) data-out <= 0;

else if (ld)

data-out <= data-in;

else if (sft)

data-out <= { s-in, data-out[15:1]};

end

endmodule

③ PIPO Register

module PIPO (data-out, data-in,

clk, load);

input load, clk;

input [15:0] data-in;

always @ (posedge clk)

if (load) data-out <= data-in;

endmodule

④ Flip Flop (Q-1)

module dff (d, q, clk, clr);

input d, clk, clr;

output reg q;

always @ (posedge clk)

if (clr) q <= 0;

else q <= d;

endmodule

⑤ ALU design

module ALU (out, in1, in2, addsub);

input [15:0] in1, in2;

input addsub;

output reg [15:0] out;

always @ (*)

begin

if (addsub == 0) out = in1 - in2;

else out = in1 + in2;

end

endmodule

⑥ counter

```

module counter (data_out, decr, ident, clk);
    input decr, clk;
    output [4:0] data_out;

    always @ (posedge clk)
        begin
            if (ident) data_out <= 5'b10000;
            else if (decr) data_out <= data_out - 1;
        end
    endmodule

```

The control Path

```

module controller (
    input clk, q0, qm1, start,
    output reg lda, clrA, sftA, lda, clra, sfta, ldM, clrtt,
    addsub, decr, ident, done);

    reg [2:0] state;

    parameter s0 = 3'b000, s1 = 3'b001, s2 = 3'b010, s3 = 3'b011,
              s4 = 3'b100, s5 = 3'b101, s6 = 3'b110;

```

```

    always @ (posedge clk)
        begin
            case (state)
                s0 : if (start) state <= s1;
                s1 : state <= s2;
                s2 : #2 if ({q0, qm1} == 2'b01) state <= s3;
                    else if ({q0, qm1} == 1'b10) state <= s4;
                    else state <= s5;
                s3 : state <= s5;
                s4 : state <= s5;
                s5 : #2 if (({q0, qm1} == 2'b01) && !eq2)
                        state <= s3;
                    else if (({q0, qm1} == 2'b10) && !eq2)
                        state <= s4;
                    else if (eq2) state <= s6;
                s6 : state <= s6;
                default : state <= s0;
            endcase
        end

```


always @(state)

begin

case (state)

S0: begin clrA=0; ldA=0; sftA=0; clrQ=0; ldQ=0;
sftQ=0; ldM=0; clrtf=0; done=0; end

S1: begin chA=1; clrtf=1; ldcnt=1; ldM=1; end

S2: begin chA=0; clrtf=0; ldcnt=0; ldM=0; ldQ=1; end

S3: begin ldA=1; addsub=1; ldQ=0; sftA=0; sftQ=0;
decr=0; end

S4: begin ldA=1; addsub=0; ldQ=0; sftA=0; sftQ=0;
decr=0; end

S5: begin sftA=1; sftQ=1; ldA=0; ldQ=0; decr=1; end

S6: done=1;

default: begin clrA=0; sftA=0; ldQ=0; sftQ=0; end

endcase

endmodule

Page No:

Date: