



Data Path :

① module ROOTH (ldA, ldQ, ldM, clrA, clrq, clrf, sftA, sftQ, addsub,
decr, Ident, data-in, clk, qm1, eqz);

 input ldA, ldQ, ldM, clrA, clrq, clrf, sftA, sftQ, addsub, clk;
 input [15:0] data-in;
 output qm1, eqz;
 wire [15:0] A, M, Q, Z;
 wire [4:0] count;
 assign eqz = ~ & count;
 shiftreg AR (A, Z, A[15], clk, ldA, clrA, sftA);
 shiftreg QR (Q, data-in, A[0], clk, ldQ, clrq, sftQ);
 dff QM1 (Q[0], qm1, clk, clrf);
 PIPO MR (data-in, M, clk, ldM);
 ALU AS (Z, A, M, addsub);
 counter CN (count, decr, Ident, clk);
endmodule

③ PIPD Register

② Shift register

module shiftreg (data-out, data-in,

s-in, clk, ld, clr, sft);

input s-in, clk; ld, clr, sft;

input [15:0] data-in;

output reg [15:0] data-out;

always @ (posedge clk)

begin

if (lr) data-out <= 0;

else if (ld)

data-out <= data-in;

else if (sft)

data-out <= { s-in, data-out[15:1]};

end

endmodule

module PIPD (data-out, data-in,

clk, load);

input load, clk;

input [15:0] data-in;

always @ (posedge clk)

if (load) data-out <= data-in;

endmodule

④ flip flop (Q-1)

module dff (d, q, clk, clr);

input d, clk, clr;

output reg q;

always @ (posedge clk)

if (clr) q <= 0;

else q <= d;

endmodule

⑤ ALU design

module ALU (out, in1, in2, addsub);

 input [15:0] in1, in2;

 input addsub;

 output reg [15:0] out;

 always @ (*)

begin

if (addsub == 0) out = in1 - in2;

 else out = in1 + in2;

end

endmodule

⑥ counter

```

module counter (data_out, decr, ldcnt, clk);
    input decr, clk;
    output [4:0] data_out;
    always @ (posedge clk)
        begin
            if (ldcnt) data_out <= 5'b10000;
            else if (decr) data_out <= data_out - 1;
        end
endmodule

```

The control Path

```

module controller (
    input CLK, q0, qm1, start;
    output reg ldA, clKA, sftA, ldQ, clKQ, sftQ, ldM, clKf,
    addsub, decr, ldcnt, done);
    reg [2:0] state;
    parameter S0 = 3'b000, S1 = 3'b001, S2 = 3'b010, S3 = 3'b011,
    S4 = 3'b100, S5 = 3'b101, S6 = 3'b110;
    always @ (posedge CLK)
        begin
            case (state)
                S0 : if (start) state <= S1;
                S1 : state <= S2;
                S2 : #2 if ({q0, qm1} == 2'b01) state <= S3;
                else if ({q0, qm1} == 1'b10) state <= S4;
                else state <= S5;
                S3 : state <= S5;
                S4 : state <= S5;
                S5 : #2 if (({q0, qm1} == 2'b01) && !eqz)
                    state <= S3;
                else if (({q0, qm1} == 2'b10) && !eqz)
                    state <= S4;
                else if (eqz) state <= S6;
                S6 : state <= S6;
                default : state <= S0;
            endcase
        end

```

always @ (state)

begin

case (state)

S0: begin $\text{clrA} = 0$; $\text{ldA} = 0$; $\text{sftA} = 0$; $\text{clrQ} = 0$; $\text{ldQ} = 0$;
 $\text{sftQ} = 0$; $\text{ldM} = 0$; $\text{clrfif} = 0$; $\text{done} = 0$; end

S1: begin $\text{clrA} = 1$; $\text{clrfif} = 1$; $\text{ldcnt} = 1$, $\text{ldM} = 1$; end

S2: begin $\text{clrA} = 0$; $\text{clrfif} = 0$; $\text{ldcnt} = 0$; $\text{ldM} = 0$; $\text{ldQ} = 1$; end

S3: begin $\text{ldA} = 1$; $\text{addsub} = 1$; $\text{ldQ} = 0$; $\text{sftA} = 0$; $\text{sftQ} = 0$;
 $\text{decr} = 0$; end

S4: begin $\text{ldA} = 0$; $\text{addsub} = 0$; $\text{ldQ} = 0$; $\text{sftA} = 0$; $\text{sftQ} = 0$;
 $\text{decr} = 0$; end

S5: begin $\text{sftA} = 1$; $\text{sftQ} = 1$; $\text{ldA} = 0$; $\text{ldQ} = 0$; $\text{decr} = 1$; end

S6: $\text{done} = 1$;

default: begin $\text{clrA} = 0$; $\text{sftA} = 0$; $\text{ldQ} = 0$; $\text{sftQ} = 0$; end

end case

endmodule