

17/12/2015

## Onchip Protocols

1. AMBA AHB
2. AMBA APB
3. AMBA AXI


## Peripheral Protocols

1. UART
2. I2C
3. SPI

What is AMBA

AMBA : "Advanced Microcontroller Bus Architecture" is a set of specifications developed by ARM to standardize the communication between different functional blocks of an SOC

- to standardize the communication between different functional blocks of an SOC
- AMBA consists of multiple protocols including
  - i) AHB (Advanced High-Performance Bus) : high speed, high-bandwidth
  - ii) APB (Advanced Peripheral Bus) : low power, low-bandwidth
  - iii) AXI (Advanced extensible Interface) : high performance, low-latency, high bandwidth
- \* AXI is advanced protocol than AHB, APB



## AHB Protocol

The AHB protocol defines the interaction between three main components

- i) Manager (Master)
  - ii) Slave (Subordinates)
  - iii) Interconnects
- \* No component (Master or slave) permanently act as Master or slave they varies eg slave can become master & master can become slave
- i) Managers (Masters):
- Initiate transaction by issuing read and write commands

- ii) Subordinates (slaves): Responds to Manager requests and provide or store data.
- iii) Interconnects: Handle data routing and arbitration between Managers and subordinates.

\* AHB protocol includes several essential features

- ↳ i) Single clock-edge operation : protocol operates synchronously on clock triggering ensuring predictable timing
- ↳ ii) burst transfers: AHB support single & burst transfer

### AHB system components

#### 1) AHB Manager (Master)


- initiates all transactions on the bus
- Provides the address, control signals, and data during read & write operations
- only one Manager can control the bus at a time to avoid conflicts

#### 2) AHB Subordinate (Slave)


- the Subordinate responds to the Manager's requests based on the provided address.
- Subordinates include memories, peripherals, and bridges to other buses like APB.

- if the address sent by the Manager does not match any subordinate the response is considered invalid.


#### Typical AMBA AHB based system



## AHB block diagram



Manager




Note

In AHB protocol every signal is represented by 'H' eg **HREADY**, **HWRITE** etc

In APB protocol → 'p' eg: **PREADY**, **PWRITE** etc

This is made to distinguish the signals when data is transferring between two different protocols.

- 1) Global signals : connected to all components
- HRESETN : Active low  $\Rightarrow$  reset ; 1  $\rightarrow$  NO reset
  - HCLK : clock
- 2) Transfer response signals
- HREADY : Input for Master  
Output for slave
- $HREADY = 0$  : slave is not ready  
 $HREADY = 1$  : slave is ready
- Transition happens only when Slave is ready
- 
- HRESP (Response) signal
- If data received by slave is successful - then it acknowledge<sup>the master</sup> it by HRESP
- $HRESP = 1$  : Successfully done (transition)  
 $HRESP = 0$  : ERROR
- HWRITE decide weather read or write operation
- $HWRITE = 0$  : Read operation , data direction from M to Master  
 $= 1$  : Write operation , data direction from S to M
- 
- HADDR (32-bit signal) Address bus
- $\hookrightarrow$  HADDR [31:0] used for Slave selection & address of data packets
- HSIZE [2:0]
- $\hookrightarrow$  3-bit signal  
 $\hookrightarrow$  output to the master
- HSIZE 000 decides the length of the packet that is transferred
- HBURST
- 3-bit signal
- $\rightarrow$  It tells in a transfer how many packets the Master is going to send  
 $\rightarrow$  each packet size is known by HSIZE

HBURST : defines the burst mode of an AHB transaction, specifying how many data transfers occur in a single burst.

→ determine whether the transfer is single, incrementing or wrapping burst

⑦ HTRANS 2 bit signal

0 0 → Idle

0 1 → Busy

1 0 → Non sequential

1 1 → sequential

⑧ HRDATA & HWDATA

Read data      Write data

HWRITE = 0      HWRITE = 1

→ each 32 bit size data bus

## L-2 AHB WRITE & READ Transfer

A transfer consists of two phases

i) Address :- lasts for a single HCLK cycle unless it is extended by previous phase bus transfer.


ii) Data :- might require several HCLK cycles

→ use the HREADY signal to control the number of clock cycles required to complete the transfer.


Address phase : All the control signals should be valid & valid address of 1<sup>st</sup> packet is provided

Data phase : Master read / write data


\* Every data<sup>1</sup> which we are going to write / read is associated with an "Address"



## Read Transfer Operation (no wait states)




## Write transfer (NO wait state)



In a simple transfer with no wait state

- ① the Manager drives the address and control signals onto the bus after the rising edge of HCLK.
- ② the subordinate then samples the address and control information on the next rising edge of HCLK.
- ③ After the subordinate has sampled the address and control it can start to drive the appropriate HREADYOUT response.


This response is sampled at by the Manager on the third rising edge of HCLK



### L3 Read Transfer with two wait states

$HREADY = 0 \Rightarrow$  Wait state


Address phase → Data phase



If  $HREADY = 0$  then master is not going to change the phase from Data phase to Address phase until and unless  $HREADY = 1$

### Write Transfer with one wait state


Address phase → Data phase




- \* In write operations master hold the data stable throughout the extended cycles (wait state)
- \* for read transfer slaves does not have to provide valid data until the transfer is about to complete

L-4

## Multiple Transfers



\* AHB is a pipelined protocol



\* Consider 3 packets transfer P<sub>1</sub>, P<sub>2</sub>, P<sub>3</sub> with addresses A, B, C correspondingly.

T<sub>0</sub>-T<sub>1</sub> : Address phase of P<sub>1</sub>; address 'A' transferred from Master to slave

T<sub>1</sub>-T<sub>2</sub> : Data phase of P<sub>1</sub>  
address phase of P<sub>2</sub> } Pipelined concept

T<sub>2</sub>-T<sub>3</sub> : Data phase of P<sub>2</sub>  
Address phase of P<sub>3</sub> } Here HREADY=0 wait state  
so not getting data(A) here  
so it is extended to next cycle

T<sub>3</sub>-T<sub>4</sub> : Data phase of P<sub>2</sub>  
HREADY=1 ; getting packet P<sub>2</sub> in HRDATA bus  
Address phase of P<sub>3</sub> } extended from previous cycle  
due to wait state

L-5

## HTRANS Signal

HTRANS [1:0] → 2 bit signal, four combinations

1) HTRANS = 00 : IDLE

- Indicates no data transfer required
- A manager uses an IDLE transfer when it does not want to perform data transfer
- Subordinates must always provide a zero wait state OKAY response to IDLE transfers ~~and the~~
- The subordinates must ignore transfer

2) 01 : BUSY


- Enables master to insert idle cycles in the middle of a burst.
- This transfer type indicates that the manager is continuing with a burst but the next transfer cannot take place immediately.

3) 10 : Non SEQ


- Indicates single transfer
- The first transfer of a burst
- The address & control signals are unrelated to the previous transfer.
- Signal transfers on the bus are treated as burst of length one and therefore the transfer type is NONSEQUENTIAL.

4) 11 : SEQ

- The remaining transfers in a burst are SEQUENTIAL and the address is related to the previous transfer.




A<sub>1</sub> → independent (Nonseq)  
A<sub>2</sub>, A<sub>3</sub>, A<sub>4</sub> } Address depends on  
A<sub>4</sub> } previous packet  
address  
(sequential)



$HBURST[2:0] = INCR$ ; then undefined length burst

we don't know how many packets master is going to read/write

### Transfer type examples



$T_0 - T_1$ : 1<sup>st</sup> packet address phase, Non Seq, address '0x20' is independent of other packet addresses in burst

$T_1 - T_2$ : Master is asserting 'BUSY' signal (i.e. Master is busy with some other transaction) → we are not getting data, when every master asserting busy

$HSIZE$  signal


$HSIZE[2:0]$  → 3 bit signal, output to Master

→ defines size of the packet

→  $HSIZE$  must be less than or equal to the width of data bus

eg: 32 bit data bus,  $HSIZE$  must only use values 0b000, 0b001, 0b010

| $HSIZE$ | Packet size |
|---------|-------------|
| 000     | 8           |
| 001     | 16          |
| 010     | 32          |
| 011     | 64          |
| 100     | 128         |
| 101     | 256         |
| 110     | 512         |
| 111     | 1024        |



e.g.: 4 packets = 1 burst



address of  $P_1$  =  $0x24$  (let say)

$$P_2 = 0x24 + 2 \text{ bytes} = 0x26$$

$$P_3 = 0x26 + 2 = 0x28$$

$$P_4 = 0x2A$$

$$HSIZE = 001 \text{ (i.e. 2 bytes)}$$

$$\begin{aligned} \text{Total data transferred in this burst} &= 4 \text{ packets} \times \text{size of each packet} \\ &= 8 \text{ bytes} \end{aligned}$$

L-6

## Burst Operations

\* Burst = Collection of data items (eg. packets, data)


\* Beat = no. of packets that we are going to send

\* Burst of  $\rightarrow 4, 8, 16$  beats are defined in this AHB protocol

→ undefined length bursts

→ Single transfer

\* Also support incrementing & wrapping bursts.



### Incremental Burst:

\* It access sequential locations and the address of each transfer in the burst is an increment of the previous address.

e.g.) HSIZE = 3'b000 (1 byte) & INCR = 4 (bytes)  $\Rightarrow$  HSIZE = 3'b001 (2 bytes) & INCR = 4 bytes

0x00  
↓ +1  
0x01  
↓ +1  
0x02  
↓ +1  
0x03

0x00  
↓ +2  
0x02  
↓ +2  
0x04  
↓ +2  
0x06

## Wrapping Burst :

- \* we will wrap back to the initial / start address after reaching the address boundary

$$\boxed{\text{Address Boundary} = \text{HSIZE} \times \text{HBURST}}$$

eg:  $\text{HSIZE} = 3'b000$  : 1 byte      A-Boundary = 4 byte  
 $\text{HBURST} = 3'b000$  : WRAP 4

- \* Wrapping bursts wrap when they cross an address boundary.
- \* The address boundary is calculated as the product of the number of beats in a burst and the size of the transfer.
- \* no. of beats are controlled by "HBURST"
- \* transfer size controlled by "HSIZE"

eg: four-beat wrapping burst of word access wraps at 16 byte boundaries.

i.e.  $\text{HBURST} = 4$  bytes i.e.  $3'b010$

$\text{HSIZE} = \text{word} = 3'b010$   
(4 bytes)

Address boundary =  $\text{HBURST} \times \text{HSIZE}$   
=  $4 \times 4$   
= 16 byte

\* if Start address = 0x34  
then four addresses are  
0x34  
0x38  
0x3C  
0x30

## BURST Signal encoding

| HBURST [2:0] | Type   | Description                            |
|--------------|--------|--|
| 000          | SINGLE | single transfer burst                  |
| 001          | INCR   | incrementing burst of undefined length |
| 010          | WRAP4  | 4-beat wrapping burst                  |
| 011          | INCR4  | 4-beat incrementing burst              |
| 100          | WRAP8  |  |
| 101          | INCR8  |  |
| 110          | WRAP16 |  |
| 111          | INCR16 |  |


example:

| Slave   | Start address | End address   |
|---------|---------------|---------------|
| Slave 0 | 0x0000 - 0000 | 0x0000 - 03FF |
| Slave 1 | 0x0000 - 0400 | 07FF          |
| Slave 2 | 0800          | BFF           |
| Slave 3 | 0C00          | 0FFF          |

In burst the starting address can be anything within slave address range

Make sure INCR must not exceed ending address of particular slave


four burst wrapping burst, WRAP4



e.g.) HBURST = WRAP4 (010)

HSIZE = 1 byte (000)

Address Boundary = 4 byte



\* When data size = 1 byte then no need to worry about aligned, unaligned address

\* Then come into picture only when data size  $\geq$  1 byte (HSIZE)

e.g. HSIZE = 1 byte; Starting address can be anything (even or odd)

$\geq$  1 byte; Starting address must be even.

If starting address = 0x02


then addresses are 0x02 → 0x03 → 0x00 → 0x01

e.g.) HSIZE = 2 bytes

HWrite = 1


HBURST = WRAP-4

Address Boundary =  $2 \times 4$   
= 8 bytes



8-byte address boundaries

e.g.) 11



L-7

## WRAPP8 : Eight beat wrapping burst

Q) HSIZE = WORD (4byte)

HBURST = WRAPP8

A-Boundary =  $4 \times 8 = 32$  byte

Eg:

$0x34 \rightarrow 0x38 \rightarrow 0x3C \rightarrow 0x20$

$\hookrightarrow 0x24 \rightarrow 0x28 \rightarrow 0x2C \rightarrow 0x30$

|      |             |
|------|-------------|
| 0x20 | 4 byte each |
| 0x24 |             |
| 0x28 |             |
| 0x2C |             |
| 0x30 |             |
| 0x34 |             |
| 0x38 |             |
| 0x3C |             |

32 byte A-Boundary

## INCR8 : Eight beat beat incrementing burst

$0x34 \rightarrow 0x38 \rightarrow 0x3C \rightarrow 0x3A \rightarrow 0x3E \rightarrow 0x40 \rightarrow 0x42$  (No boundaries)

HSIZE = half word (2bytes)


HBURST = INCR8

## INCR : Undefined length bursts

- \* no. of beats = unknown i.e. In this INCR many beats of data it is dealing with master doesn't know with how much data.
- \* In INCR4, INCR8, WRAPP8 etc. master knows how many beats of data is been transmitted.

Q) How slave judges whether burst transmission completed or not?

Sol: If transfer type changing from SEQ  $\rightarrow$  NON SEQ then slave considered the previous transfer is completed & Master has started a new transfer




## L-8 Subordinate Response Signalling

### HRESP Response Signal

Once the data transfer complete (read/write) the slave will acknowledge the master through HRESP signal.

| HRESP | Response | Description  |
|-------|----------|--|
| 0     | OKAY     | <ul style="list-style-type: none"> <li>* The transfer has either completed successfully or</li> <li>* additional cycles required for the subordinate to complete the request. The HREADYOUT indicates whether transfer is pending or complete</li> </ul>   |
| 1     | ERROR    | <ul style="list-style-type: none"> <li>* An error has occurred during transfer.</li> <li>* the error condition must be signified to the Manager so that it is aware of the transfer has been unsuccessful.</li> <li>* A two-cycle response is required for an error condition with HREADYOUT being asserted in the second cycle</li> </ul> |

### ① Address changes during waited transfer, with an SOLE transfer



When  $HREADY = 0$ ; the Master should not change any of its control, address, data signals.

exceptions


- i)  $HREADY = 0 \& Transfer\ type = SOLE$  then Master is allowed to change address
- ii)  $HREADY = 0 \& HTRANS transfer\ type\ changes\ from\ SINE\ to\ NON\ SEQ$ , then manager must not change any signal till  $HREADY$  is HIGH.


### Scenario (2) :

When  $HREADY = 0$ ;  $\rightarrow$  the Master is allowed to change  $HTRANS$  only from SEQ to BUSY or BUSY to SEQ  
 $\rightarrow$  Master should not change any other signals (address, control, etc.) except  $HTRANS$

### Scenario (3) :

- \* During a waited transfer for an undefined length burst (INCR), the Manager is permitted to change from BUSY to any other transfer type, when  $HREADY = 0$  is low.
- \* The BURST continues if SEQ transfer is performed but terminates if an IDLE or NONSEQ transfer is performed.




- \* Two ways to acknowledge SLAVE that burst transfer is completed
  - i) changing transfer type to IDLE  
eg - 4 byte burst
  - ii) transfer type to NON SEQ  
 $SEQ \rightarrow IDLE$ ; complete transfer of data completed & master moves to IDLE state  
 $SEQ \rightarrow \text{NON SEQ}$ ; present burst transfer completed, master starts new transfer

In this way Master & slave will be in synchronization in undefined length burst

$HREADY = 0$        $BUSY \rightarrow \text{NON SEQ}$ ; new transfer begins  
 $HBURST = INCR$      $BUSY \rightarrow \text{SEQ}$ ; continuing same transfer  
                         $BUSY \rightarrow \text{IDLE}$ ; present transfer completed we don't know what to do

## 1-9 AHB Master in Verilog



v) addr-top

user provide address

vi) wrap-enb

= 0 ; normal burst or INCR operation  
= 1 ; wrap operation

i) data-top

→ user i/p signal  
→ the data to be transferred is given here

ii) write-top

→ user i/p  
→ write or read operation

write-top = 1 ; Master perform write op  
= 0 ; read operation

iii) Beat-length

→ user i/p  
→ If user want to perform burst operation then beat length is given here.


iv) enable

The user will provide all the data at data-top signal then make "enable" active so that master can understand the data is given by user & operation is performed.

enable = 0 ; user still feeding data

= 1 ; completed feeding data &  
Master proceeds its operation

### State diagram



1) IDLE state:

HBURST = xx (don't care)  
HSIZE = x  
HTRANS = 0 (IDLE)

2) Write state address

beat-length } check & perform  
HREADY = 1 } write operation

3) Write state address

HSIZE = 3'b010 (4 byte data) eg  
HWRITE = 1

4) Read state address

HBURST = 0000 HSIZE = 010 (4 bytes)  
HTRANS = 0 HWRITE = 0

5) Read state data

check for beat length, wrap condition & type of burst & HREADY if conditions met then perform read operation