

www.ti.com SPRS843 – Sep 2012

H264 Encoder 2.0 on HDVICP2 and Media Controller Based Platform Data Sheet

FEATURES

- Supports H.264 baseline, high and main profile up to level 5.1
- Supports arbitrary resolution from 96x80 to 4352 x 4096. Encoder should be created with appropriate level – for example, Level 5.1 for 4096x2048.
- Supports stereoscopic SEI for 3D video coding
- Supports B frame encoding
- Supports progressive and interlaced coding with different controls such as ARF (Adaptive Reference Field), MRF (Most recent Reference Field), and SPF (Same parity Reference Field)
- Supports multiple Scaling Matrix Preset and User Defined Scaling Matrices
- Supports Region of Interest (ROI) encoding along with privacy masking capability. Maximum number of regions supported is 36
- Supports SVC Temporal scalability and Hierarchical-P coding with maximum of 4 temporal layers
- Supports Hierarchical-P field based interlaced coding with different controls such as MRF (Most Recent Reference Field) and SPF (Same parity reference field) with maximum of 4 temporal layers
- Supports Multi frame processing capability in single process call
- Supports watermarking of encoded data for tamper detection.
- Supports different error resilient features like Gradual Decoder refresh, Long term Reference picture Encoding, Cyclic intra refresh mechanism, constrained intra prediction.
- Supports H264 Lite configuration(High Speed preset) for Higher performance

- Supports long term reference frame and allows user to force referencing to long term reference frame at frame level to improve error resilience capability
- Supports insertion of IDR frame at random point with forceFrame control
- Supports user controlled partition size till 8x8 block for inter prediction
- Supports all user controlled POC types: 0, 1 and 2
- Supports low latency features sub frame level synchronization for input and output.
 Output data synchronization is based upon slices and fixed length of bit-stream and input data synchronization is based on MB rows.
- Supports change of resolution, frame rate, bit rate and a lot of other parameters dynamically
- Supports TI propriety rate control for storage and low delay devices with finer control of quantization parameter range, initial Quantization Parameter, HRD Buffer Size, max and min Pic Size, Partial Frame Skip, MB level perceptual Rate control and expensive coefficients threshold
- Supports masks to insert user controlled NALU at different access points in the sequence
- Supports Encoding SEI messages containing GMV and Refldx information to enable closed loop decoder
- Supports forcing a frame or field pair with all macroblocks as skipped
- Supports multiple slices per picture based upon number of macroblocks in each slice or sliceStartOffset



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



- Supports multiple slices per picture based upon number of bytes per slice for H.241 based MTU packetization
- Supports H.241 defined RCDO profile and staticMbCount exposure
- Supports user controlled in-loop filtering
- Supports exposure of Analytic Info SAD and motion vector
- Supports image width and height that are multiple of 16, also supports image height being non-multiple of 16
- Supports user controlled quarter-pel interpolation and integer pel for motion estimation
- Supports unrestricted motion vector search that allows motion vectors to be outside the frame boundary
- Supports user controlled all intra modes (4x4, 16x16, and 8x8)
- Supports user controlled constraint set flags
- Supports 8x8 and 4x4 transform size
- Supports user controlled IDR frequency control
- Supports buffering period, timing_info, stereo video info SEI and user defined SEI
- Supports control to have Bottom field first for interlaced coding

- Supports control to have Bottom field Inter or Intra for interlaced coding
- Supports user configurable Group of Pictures (GOP) length and different GOP structures: Non-Uniform (IBBP) and Uniform (BBIBBP)
- Supports control to enable/disable skip MB
- Supports capability to generating only headers
- The other explicit features that TI's H.264
 Encoder supports are
 - eXpressDSP Digital Media (XDM IVIDENC2) interface compliant
 - Supports multi-channel functionality
 - Supports booting of HDVICP2
 - Implements different power optimization schemes
 - Supports YUV 420 semi-planar color subsampling format
 - Independent of any operating system
 - Ability to get plugged in any multimedia frameworks (eg. Codec Engine, OpenMax, GStreamer, etc)



Description

H.264 is the latest video compression standard from the ITU-T Video Coding Experts Group and the ISO/IEC Moving Picture Experts Group. This H.264 Encoder is validated on HDVICP2 and Media Controller based platform with code generation tools version 4.5.1.

Performance and Memory Summary

This section describes the performance and memory usage of H.264 Encoder.

Table 1 Configuration Table

CONFIGURATION	ID
H.264 high profile level 4.1. With High Speed Encoding Preset which have features 1 MV, IPPP seq, intra modes(6 I8x8, 4 I16x16, All Chroma modes with Cr Component only)	H264_ENC_000
H.264 high profile levels 1, 1.b, 1.1, 1.2, 1.3, 2, 2.1, 2.2, 3, 4, and 4.1. With features 1 MV, intra modes(8 l8x8, 4 l16x16, All Chroma modes with Cr Component only)	H264_ENC_001
H.264 high profile levels 1, 1.b, 1.1, 1.2, 1.3, 2, 2.1, 2.2, 3, 4, and 4.1. With features 4 MV, intra modes(8 l8x8, 4 l16x16, All Chroma modes with Cr Component only)	H264_ENC_002

Table 2 Cycles Information - Profiled on DM816x REV-A2 EVM with Code Generation Tools Version 4.5.1



CONFIGURATION ID	HDVICP2 PERFORMANCE STATISTICS (MEGA CYCLES PER SECOND)(1)			
	TEST DESCRIPTION(2)		PEAK(4)	
	AIRSHOW_P176X144_680_512KBPS_30FPS.YUV, YUV420, CABAC CODING @ 30 FRAMES PER SECOND	7.99	9.76	
	AIRSHOW_P352X288_680_1MBPS_30FPS.YUV, YUV420, CABAC CODING @ 30 FRAMES PER SECOND	14.19	15.15	
	AIRSHOW_P720X480_680_4MBPS_30FPS.YUV, YUV420, CABAC CODING @ 30 FRAMES PER SECOND	34.44	35.76	
	AIRSHOW_P1280X720_680_11MBPS_30FPS.YUV, YUV420, CABAC CODING @ 30 FRAMES PER SECOND	83.31	85.64	
	AIRSHOW_P1920X1080_680_25MBPS_30FPS.YUV, YUV420, CABAC CODING @ 30 FRAMES PER SECOND	180.31	185.12	
H264_ENC_000	AIRSHOW_P1920X1080_680_ROI_25MBPS_30FPS.YUV, YUV420, CABAC CODING, 5 ROI REGIONS@ 30 FRAMES PER SECOND	181.07	187.12	
	AIRSHOW_P1920X1080_680_QP0_30MBPS_30FPS.YUV, YUV420, CAVLC CODING WITH QP = 0 @ 30 FRAMES PER SECOND	175.64	178.6	
	FRUITS_I1920X1080_680_25MBPS.YUV, YUV420, CABAC CODING @ 60 FIELDS PER SECOND	182.72	193.37	
	AIRSHOW_P4096X2048_680_50MBPS_30FPS.YUV, YUV420, CABAC CODING @ 30 FRAMES PER SECOND	788.88	810.16	
	AIRSHOW_P4320X2048_680_60MBPS_30FPS.YUV, YUV420, CABAC CODING @ 30 FRAMES PER SECOND	833.08	855.67	
	AIRSHOW_P176X144_1MV_512KBPS_30FPS.YUV, YUV420, CABAC CODING @ 30 FRAMES PER SECOND	9.48	10.51	
	AIRSHOW_P352X288_1MV_1MBPS_30FPS.YUV, YUV420, CABAC CODING @ 30 FRAMES PER SECOND	16.81	17.81	
	AIRSHOW_P720X480_1MV_4MBPS_30FPS.YUV, YUV420, CABAC CODING @ 30 FRAMES PER SECOND	40.14	41.42	
	AIRSHOW_P1280X720_1MV_11MBPS_30FPS.YUV, YUV420, CABAC CODING @ 30 FRAMES PER SECOND	97.29	98.86	
	AIRSHOW_P1920X1080_1MV_25MBPS_30FPS.YUV, YUV420, CABAC CODING @ 30 FRAMES PER SECOND	209.51	212.05	
H264_ENC_001	AIRSHOW_P1920X1080_1MV_ROI_25MBPS_30FPS.YUV, YUV420, CABAC CODING, WITH 5 ROI REGIONS@ 30 FRAMES PER SECOND	212.05	218.56	
	AIRSHOW_P1920X1080_1MV_QP0_30MBPS_30FPS.YUV, YUV420, CAVLC CODING WITH QP = 0 @ 30 FRAMES PER SECOND	209.93	214.09	
	FRUITS_I1920X1080_1MV_25MBPS.YUV, YUV420, CABAC CODING @ 60 FIELDS PER SECOND	215.39	219.17	
	AIRSHOW_P4096X2048_1MV_50MBPS_30FPS.YUV, YUV420, CABAC CODING @ 30 FRAMES PER SECOND	859.63	870.83	
	AIRSHOW_P4320X2048_1MV_60MBPS_30FPS.YUV, YUV420, CABAC CODING @ 30 FRAMES PER SECOND	911.10	923.26	
	AIRSHOW_P176X144_4MV_512KBPS_30FPS.YUV, YUV420, CABAC CODING @ 30 FRAMES PER SECOND	9.83	10.99	
	AIRSHOW_P352X288_4MV_1MBPS_30FPS.YUV, YUV420, CABAC CODING @ 30 FRAMES PER SECOND	18.49	20.19	
	AIRSHOW_P720X480_4MV_4MBPS_30FPS.YUV, YUV420, CABAC CODING @ 30 FRAMES PER SECOND	45.92	50.31	
H264_ENC_002	AIRSHOW_P1280X720_4MV_11MBPS_30FPS.YUV, YUV420, CABAC CODING @ 30 FRAMES PER SECOND	110.36	121.70	
	AIRSHOW_P1920X1080_4MV_25MBPS_30FPS.YUV, YUV420, CABAC CODING @ 30 FRAMES PER SECOND	237.36	268.80	
	AIRSHOW_P1920X1080_4MV_ROI_25MBPS_30FPS.YUV, YUV420, CABAC CODING WITH 5ROI REGIONS @ 30 FRAMES PER SECOND	245.98	279.22	
	FRUITS_I1920X1080_4MV_25MBPS.YUV, YUV420, CABAC CODING @ 60 FIELDS PER SECOND	241.44	260.91	
	AIRSHOW_P4096X2048_4MV_50MBPS_30FPS.YUV, YUV420, CABAC CODING @ 30 FRAMES PER SECOND	938.92	977.18	
	AIRSHOW_P4320X2048_4MV_60MBPS_30FPS.YUV, YUV420, CABAC CODING @ 30 FRAMES PER SECOND	993.06	1030.95	



- (1) Measured on DM816x REV-A2 EVM having Cortex-A8 @ 1GHz, HDVICP2 @ 533MHz, Media Controller @ 250 MHz, L3 interconnect @ 500 MHz and DDR2 @ 400 MHz and there could be a variation of around 1-2% in the numbers.
 - a) Media Controller code is placed in cacheable memory region in DDR.
 - b) No latency from system at process call and processing unit as frame (no sub-frame level communication) is assumed.
 - All Luma 2D Video buffers of codec being in TILED_8 Bit Memory and all Chroma 2D Video buffers of codec being in TILED_16 Bit Memory
- (2) The intra period for the test vectors is 30, inter frame interval is 3 (2 B frames), and 4 slices per picture, assuming no Latency from system at process call, and processing unit as frame (no sub-frame level communications).
- (3) It is computed based on worst case cycles having 2 extra input frame buffer.
- (4) It is based on worst case cycles having no extra input frame buffer.

Table 3 Memory Statistics of Media Controller - Generated with Code Generation Tools Version 4.5.1

		MEMORY STATISTICS ⁽¹⁾							
		DATA MEMORY							
CONFIGURATION ID	RESOLUTION	PROGRAM MEMORY	INTERNAL	EXTERNAL ⁽²⁾					
				PERSISTENT ⁽³⁾			CONS T		TOTAL
				TILED8 (numBufs x Width x Height)	TILED16 (numBufs x Width x Height)	TILED PAGE / RAW	RAW	STACK	
	352x288 (Progressive)	31	2	2x512x352	2x512x176	39	609	2	1211
	720x480 (Progressive)	31	2	2x896x544	2x896x272	46	609	2	2118
H264_ENC_000	1920x1088 (Progressive)	31	2	2x2048x1152	2x2048x576	99	609	2	7655
H264_ENC_001 H264_ENC_002	1920x1080 (Interlaced)	31	2	2x2048x1216	2x2048x608	99	609	2	8039
	4096x2048 (Progressive)	31	2	2x4224x2112	2x4224x1056	296	609	2	27076
	4096x4096 (Progressive)	31	2	2x4224x4160	2x4224x2080	552	609	2	52676

- (1) All memory requirements are expressed in kilobytes (1 K-byte = 1024 bytes) and there might be rounding to next integer K-byte. Stack can be kept in internal/external memory, negligible performance impact can be observed in Media Controller cycles if it is placed in external memory.
- (2) Codec's request of memory container can be over-ridden by application, adhering to the below rules
 - a. TILED PAGE can be overridden by RAW
 - b. TILED8, TILED16 can be overridden by TILED PAGE, RAW
 - c. TILED16 can be overridden by TILED8, RAW, TILED PAGE

However, in case of overriding of 2B and 2C, there can be some performance impact.

(3) Persistent memory is instance specific and does not include I/O buffers.

Table 4 Split-up of Media Controller Internal Data Memory Statistics

•	DATA MEMORY - INTERNAL ⁽¹⁾		
CONFIGURATION ID	SHARED		INCTANCE
H264_ENC_000, H264_ENC_001,	CONSTANTS	SCRATCH	INSTANCE
H264_ENC_002	0	2	2



(1) Internal memory refers to on chip memory. If the system doesn't have enough internal memory, then external memory can also be used. Memory requirements are expressed in kilobytes.

Notes

- I/O buffers:
 - Input buffer size = 3037.5 KB (1080p, one YUV420 SP)
 - Output buffer size = 3037.5 KB (for encoding one 1080p frame)
- None of the buffers at input and output level is accessed by Media Controller processor hence the data should be valid in DDR (not in cache)
- Total data memory for N non pre-emptive instances = Constants + Runtime Tables + Scratch + N * (Instance + I/O buffers + Stack)
- Total data memory for N pre-emptive instances = Constants + Runtime Tables + N * (Instance + I/O buffers + Stack + Scratch)
- MAIL BOX FIFO #0 and #1 are used and user numbering for Media Controller as 2 and for HDVICP2 as 3 is assumed
- It is assumed that RTS library from ARM is available in system because few symbols like memcpy are used in codec
- All constants and Input/Output Buffers to encoder are assumed to be in VDMA addressable space in DDR

References

- ISO/IEC 14496-10:2005 Information technology -- Coding of audio-visual objects -- Part 10: Advanced Video Coding
- eXpressDSP Algorithm Interoperability Standard (TMS320 Algorithm Interface Standard)
- H.264 High Profile Encoder on HDVICP2 and Media Controller Based Platform User's Guide (Literature Number: SPRUHG3)

Glossary

Term	Description
Constants	Elements that go into .const memory section
Scratch	Memory space that can be reused across different instances of the algorithm
Shared	Sum of Constants and Scratch
Instance	Persistent-memory that contains persistent information - allocated for each instance of the algorithm

6



Acronym	Description	
AIR	Adaptive Intra Fresh	
CIF	Common Intermediate Format	
EVM	Evaluation Module	
GOP	Group of Pictures	
IDR	Instantaneous Decoding Refresh	
LPF	Loop Filter	
MV	Motion Vector	
NAL	Network Abstraction Layer	
PPS	Picture Parameter Set	
QCIF	Quarter Common Intermediate Format	
QPI	Quarter Pel Interpolation	
QVGA	Quarter Video Graphics Array	
SPS	Sequence Parameter Set	
SQCIF	Sub Quarter Common Intermediate Format	
UMV	Unrestricted Motion Vectors	
VGA	Video Graphics Array	
XDM	eXpressDSP Digital Media	

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

Products

Audio www.ti.com/audio Amplifiers amplifier.ti.com dataconverter.ti.com **Data Converters DLP® Products** www.dlp.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com **OMAP Applications Processors** www.ti.com/omap

Wireless Connectivity www.ti.com/wirelessconnectivity

Applications

Automotive & Transportation
Communications & Telecom
Computers & Peripherals
Consumer Electronics
Energy and Lighting
Industrial
Medical
Security

www.ti.com/computers
www.ti.com/consumer-apps
www.ti.com/energyapps
www.ti.com/industrial
www.ti.com/medical
www.ti.com/security

Space, Avionics & Defense www.ti.com/space-avionics-defense

Video & Imaging <u>www.ti.com/video</u>

TI E2E Community <u>e2e.ti.com</u>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright© 2012, Texas Instruments Incorporated