

# 本科实验报告

Cache Controller

	计算机组成与设计			
姓 名: 箫宇				
学院:信息与电子工程学院				
系:				
专业:信息工程				
·····································				
指导老师: 刘鹏				

# 目录

#### 一 有限状态机设计

#### 1. 状态编码设计

如图??所示,我参考教材 5.9 节设计了一共四个状态,分别是:空闲状态 IDLE, Tag 位比较状态 CompareTag,写回状态 WriteBack 以及分配状态 Allocate,各个状态作用如下

- (1) IDLE: 等待来自 CPU 的控制信号 ld 以及 st, 当这两个信号有效时, 转移到 CompareTag 状态。
- (2) CompareTag: 比较来自 Cache 的对应 Block 的 Tag 位与来自 CPU 的地址 Addr 的 [31:11] 位,同时根据对应 Block 的 Valid 与 Dirty 位判断是 Hit 或者 Miss,以及转移到对应的状态。
- (3) WriteBack: 在此状态将 Cache 中的 Block 写回 L2 Cache 中,当接收到来自 L2 的写回完成信号write\_done 后,写回完成,状态转移到 Allocate。
- (4) Allocate: 此状态用于在 L1 Cache miss 时将 L2 Cache 中的值加载到 L1 Cache 中,当得到写入完成信号 l2\_ack 后,说明写入完成,状态切换到 CompareTag。




图 1: state diagram

各个状态的状态编码如表??所示

状态编码					
IDLE	00				
CompareTag	01				
WriteBack	10				
Allocate	11				

表 1: 状态编码

## 2. 状态转换表

状态转移表如表??所示,'-'表示在当前状态转移情况下不关心该信号。

state	ld	$\mathbf{st}$	tag==addr[31:11]	dirty	valid	l2_ack	$write\_done$	nextstate
	0	0	_	_	_	_	_	IDLE
	0	1	_	_	_	_	_	CompareTag
	1	0	_	_	_	_	_	
	1	1	_	_	_	_	_	
CompareTag	_	_	_	0	0	_	_	Allocate
	_	_	_	1	0	_	_	WriteBack
	_	_	_	_	1	_	_	IDLE
WriteBack	_	_	_	_	_	_	1	Allocate
	_	_	_	_	_	0	WriteBack	
Allocate -	_	_	_	_	_	1	-	CompareTag
	_	_	_	_	0	_	Allocate	

表 2: 状态转移表

#### 3. FSM 图

FSM 图如图??所示。




图 2: FSM 图

### 二 电路设计

我通过 Vivado 软件进行了电路设计,电路图如图??所示。




图 3: 电路图

# 三 Verilog 实现

#### 1. 信号含义详细阐释

(1) clk: 时钟信号

(2) reset: 重置信号

(3) ld: 数据由 L1 加载到 CPU

(4) st: 数据由 CPU 写入 L1

(5) addr: 数据所在地址

(6) valid:L1 的有效位

(7) dirty:L1 的脏位

(8) tag\_loaded:L1 对应位置的 Tag

(9) 12\_ack: 数据是否完成从 L2 写入 L1 的过程

(10) write\_done: 数据是否完成从 L1 写回 buffer 的过程

(11) hit:hit 信号

(12) miss:miss 信号

- (13) load\_ready:L1 数据是否准备就绪
- (14) write\_l1: 使能 L1 的写入功能
- (15) read\_l2: 发向 L2 的 load 指令
- (16) write\_l2: 使能 L1 写回 buffer

#### 2. Verilog 代码

Cache 控制器的代码 Listing ??所示。

#### 3. 测试样例

所用测试代码如 Listing ??所示。

#### 4. 测试结果

Cache Controller 测试结果如图??所示,各个控制信号正确,功能能够正常实现



图 4: 测试结果

#### 四 心得体会

通过本次实验,我对 Cache 的整个控制机制有了一个更加具体的理解,同时也补足了自己在学习 Cache 相关内容时所遗漏的知识点。

除此之外,这次实验也是我第一次编写 testbench 文件,对于 Verilog 语言的测试方式有了一个更加透彻的掌握。

#### 五 附录

#### 1. cache 代码

#### Listing 1: Cache 控制器代码

```
1 %%
   %% This is file `.tex',
3 %% generated with the docstrip utility.
5 %% The original source files were:
   %%
7 %% fileerr.dtx (with options: `return')
   %%
9 %% This is a generated file.
   %%
11\, \% The source is maintained by the LaTeX Project team and bug
   %% reports for it can be opened at https://latex-project.org/bugs/
13 %% (but please observe conditions on bug reports sent to that address!)
   %%
15 %%
   %% Copyright (C) 1993-2022
17 %% The LaTeX Project and any individual authors listed elsewhere
   %% in this file.
19 %%
   %% This file was generated from file(s) of the Standard LaTeX `Tools
      Bundle'.
21 %%
   %%
23 %% It may be distributed and/or modified under the
   %% conditions of the LaTeX Project Public License, either version 1.3c
25 %% of this license or (at your option) any later version.
   %% The latest version of this license is in
         https://www.latex-project.org/lppl.txt
27 %%
   %% and version 1.3c or later is part of all distributions of LaTeX
29 %% version 2005/12/01 or later.
   %%
31 %% This file may only be distributed together with a copy of the LaTeX
   %% `Tools Bundle'. You may however distribute the LaTeX `Tools Bundle'
33 %% without such generated files.
   %%
35 %% The list of all files belonging to the LaTeX `Tools Bundle' is
   %% given in the file `manifest.txt'.
   \message{File ignored}
```

#### 2. 测试代码

Listing 2: Cache 控制器测试文件

```
1 %%
   %% This is file `.tex',
3 %% generated with the docstrip utility.
5 %% The original source files were:
   %%
7 %% fileerr.dtx (with options: `return')
9 %% This is a generated file.
11\, \% The source is maintained by the LaTeX Project team and bug
   %% reports for it can be opened at https://latex-project.org/bugs/
13 %% (but please observe conditions on bug reports sent to that address!)
   %%
15 %%
   %% Copyright (C) 1993-2022
17 %% The LaTeX Project and any individual authors listed elsewhere
   %% in this file.
19 %%
   %% This file was generated from file(s) of the Standard LaTeX `Tools
      Bundle'.
21 %%
23 %% It may be distributed and/or modified under the
   %% conditions of the LaTeX Project Public License, either version 1.3c
25 %% of this license or (at your option) any later version.
   %% The latest version of this license is in
27 %%
         https://www.latex-project.org/lppl.txt
   %% and version 1.3c or later is part of all distributions of LaTeX
29 %% version 2005/12/01 or later.
31 %% This file may only be distributed together with a copy of the LaTeX
   %% `Tools Bundle'. You may however distribute the LaTeX `Tools Bundle'
```

35 %% The list of all files belonging to the LaTeX `Tools Bundle' is %% given in the file `manifest.txt'.

37 **%%** 

\message{File ignored}

39 \endinput

%%

41 %% End of file `.tex'.