


lab1. Wang Junfei 33006896

Part A.

(1) For ex1.v

s_0	s_1	A	X_1	Y	NS_0	NS_1
0	0	0	0	0	1	0
0	0	1	0	0	1	0
0	1	0	0	0	1	0
0	1	1	0	0	1	0
1	0	0	0	0	1	0
1	0	1	0	0	1	0
1	1	0	1	0	0	0
1	1	1	1	1	0	1



$$X_1 = s_0 \wedge s_1$$


$$Y = X_1 \wedge A$$

$$NS_0 = \neg X_1$$

$$NS_1 = X_1 \wedge A$$


For ex1.v, I draw state transition graph by writing the state transition table.
For stoplight1.v, the drawing of stoplight1 is very complex. So I use testbench instead of state transition table. according to the transcript in ModelSim. I draw the state transition graph.

53525 | $S_0 : \{0000\}$



Unreachable state:

$\{1010, 1011, 1100,$
 $1101, 1110, 1111\}$




Transcript

File Edit View Bookmarks Window Help

Transcript

```
# 95010 Input: 0 Output: 100 state:0011
# 95011 Input: 1 Output: 100 state:0100 (reached target)
# 95012 Input: 0 Output: 100 state:0111
# 95013 Input: 1 Output: 010 state:1000
# 95014 Input: 0 Output: 010 state:1001
# 95015 Input: 0 Output: 001 state:0000
# 95016 Input: 0 Output: 001 state:0001
# 95017 Input: 0 Output: 001 state:0010
# 95018 Input: 0 Output: 100 state:0011
# 95019 Input: 0 Output: 100 state:0100 (reached target)
# 95020 Input: 1 Output: 100 state:0101
# 95021 Input: 1 Output: 010 state:1000
# 95022 Input: 1 Output: 010 state:1001
# 95023 Input: 0 Output: 001 state:0000
# 95024 Input: 0 Output: 001 state:0001
# 95025 Input: 0 Output: 001 state:0010
# 95026 Input: 1 Output: 100 state:0011
# 95027 Input: 1 Output: 100 state:0100
# 95028 Input: 1 Output: 100 state:0111
# 95029 Input: 0 Output: 010 state:1000
# 95030 Input: 0 Output: 010 state:1001
# 95031 Input: 1 Output: 001 state:0000
# 95032 Input: 1 Output: 001 state:0001
# 95033 Input: 1 Output: 001 state:0010
# 95034 Input: 1 Output: 100 state:0011
# 95035 Input: 1 Output: 100 state:0110
# 95036 Input: 1 Output: 100 state:0111
# 95037 Input: 1 Output: 010 state:1000
# 95038 Input: 0 Output: 010 state:1001
# 95039 Input: 1 Output: 001 state:0000
# 95040 Input: 0 Output: 001 state:0001
# 95041 Input: 1 Output: 001 state:0010
# 95042 Input: 0 Output: 100 state:0011 (reached target)
# 95043 Input: 0 Output: 100 state:0100
# 95044 Input: 1 Output: 100 state:0101
# 95045 Input: 0 Output: 010 state:1000
# 95046 Input: 0 Output: 010 state:1001
# 95047 Input: 0 Output: 001 state:0000
# 95048 Input: 0 Output: 001 state:0001
# 95049 Input: 0 Output: 001 state:0010
```



RTL viewer for stoplight1.v

Transcript for stoplight1.v

(2)

For ex1.v, target state is unreachable.

For stoplight1.v, target state is reachable, shortest path: {0000, 0001, 0010, 0011, 0100} 4 clock cycles just mentioned with transcript for stoplight1.v in (1). I just see the transcript and find the shortest path.

(3).

For stoplight1.v :

```
run -all
 13 Input: 1 Output: 100 state: 0100 (reached target)
 13 clock cycle in first received:
** Note: $finish : D:/FPGA/Project/umass_lab1/prj/..../tb/stoplight.v(13)
```

For stoplight2.v :

```
run -all
 1358 Input: 1 Output: 010 state: 01000 (reached target)
 1358 clock cycle in first received:
```

For ex1.v :

```
run -all
  timed out
** Note: $finish : D:/FPGA/Project/umass_lab1/prj/..../tb/stoplight_test.v(13)
  Time: 100 us Iteration: 0 Instance: /stoplight_test
1
```

For ex2.v :

```
run -all
  timed out
** Note: $finish : D:/FPGA/Project/umass_lab1/prj/..../tb/stoplight_test.v(35)
  Time: 100 us Iteration: 0 Instance: /stoplight_test
```

For ex3.v :

```
run -all
  timed out
** Note: $finish : D:/FPGA/Project/umass_lab1/prj/..../tb/stoplight_test.v(56)
  Time: 100 us Iteration: 0 Instance: /stoplight_test
1
```

For ex4.v :

```
#  timed out
# ** Note: $finish : D:/FPGA/Project/umass_lab1/prj/..../tb/stoplight_test.v(79)
#  Time: 100 us Iteration: 0 Instance: /stoplight_test
1
```

Testbench for stoplight2.v :

```
1 `timescale 1 ns / 1 ps
2 module stoplight_test;
3   reg clock;
4   reg Ped;
5   wire SigG,SigY,SigR;
6   stoplight XI(Ped,clock,SigG,SigY,SigR); //instantiate module under test
7 initial begin
8   //set initial state inside module
9   XI.S0 = 0;
10  XI.S1 = 0;
11  XI.S2 = 0;
12  XI.S3 = 0;
13  XI.S4 = 0;
14  clock = 0;
15  Ped = 0;
16  $dumpfile("stoplight_test.vcd"); //print for waveform viewing
17  $dumpvars(0, stoplight_test);
18  #100_000 $finish; //how long to run before stopping
19 end
20
21 always #0.5 clock=~clock; //clock toggle every 0.5 ns
22
23 always @(posedge clock) begin //each cycle, print state and set next input
24   if ((XI.S4,XI.S3,XI.S2,XI.S1,XI.S0) == (5'b01000)) begin //did we hit target state?
25     $display("%d",$time," Input: ",Ped, " Output: ",SigG,SigY,SigR, " state: ",XI.S4,XI.S3,XI.S2,XI.S1,XI.S0, " (reached target)");
26     $display("%d clock cycle in first received ",$time);
27     $finish;
28   //$/finish; //stop if reached target state
29   end
30   else if($time == 100_000) begin
31     $display(" timed out");
32   end
33   Ped = $random;
34 end
35 endmodule
```

(4) for stoplight1, we get the shortest path is 5 clock cycles, but in A.3 the simulation show the answer is 13 clock cycles. Simply because A.3 show the first reaching it clock cycles but A.2 show the path with the fewest transitions. In order to fix the mistake, we can display the all states transition relation in transcripts and observe the shortest path with initial state being 00000 and target state being 01000.

Part B

(1)

```
skyline@skyline-VirtualBox:/media/sf_sharedir/lab1 skyline@skyline-VirtualBox:/media/sf_sharedir/lab1$ python3.7 solveReachability.py data/ex1.v -c 2 11
1 UNROLL RESULTS:
s UNSATISFIABLE
runtime: 0.011683940887451172 seconds

2 UNROLL RESULTS:
s UNSATISFIABLE
runtime: 0.02252817153930664 seconds
skyline@skyline-VirtualBox:/media/sf_sharedir/lab1$ python3.7 solveReachability.py data/ex1.v -c 2 01
1 UNROLL RESULTS:
s SATISFIABLE
v -1 -2 -3 -4 5 6 -7 0
runtime: 0.01692056655883789 seconds

2 UNROLL RESULTS:
s SATISFIABLE
v -1 -2 3 -4 -5 -6 -7 8 -9 10 11 12 -13 -14 0
runtime: 0.025813579559326172 seconds
skyline@skyline-VirtualBox:/media/sf_sharedir/lab1$ python3.7 solveReachability.py data/ex1.v -c 2 10
1 UNROLL RESULTS:
s UNSATISFIABLE
runtime: 0.01301121711730957 seconds

2 UNROLL RESULTS:
s UNSATISFIABLE
runtime: 0.022869586944580078 seconds
skyline@skyline-VirtualBox:/media/sf_sharedir/lab1$ python3.7 solveReachability.py data/ex1.v -c 2 00
1 UNROLL RESULTS:
s UNSATISFIABLE
runtime: 0.012392997741699219 seconds

2 UNROLL RESULTS:
s UNSATISFIABLE
runtime: 0.012963029098510742 seconds
skyline@skyline-VirtualBox:/media/sf_sharedir/lab1$
```

obviously, my finding consistent with the state transition graph from question A.1. only state 01 is reachable from initial state 00 as 1st and 2nd state.

(2)

For this question, I just unroll 10 times for the transition relation.

For each time, I assign the value by different loop.

The data structure I use is dictionary, list, and class.

Dictionary map the string to digit.

class contain many gate, register, write function which show the CMF formula.

(3).

There should be some difference between SAT-based reachability and random simulation, simply because Symbolic Reachability use exhaust test while random simulation use random input. When too many inputs required, maybe you can get a 'timed out' although some satisfied route exist.

In order to recover the limitation in SAT-based reachability due to only checking the last unrolling for final state.

We can traversal every untolling for the final state.

```

skylne@skylne-VirtualBox:/media/sf_sharedir/lab1$ python3.7 solveReachability.py data/stoplight1.v -c 32 0100
1 UNROLL RESULTS:
s UNSATISFIABLE
runtime: 0.021446943283081055 seconds

2 UNROLL RESULTS:
s UNSATISFIABLE
runtime: 0.035504102786909918 seconds

3 UNROLL RESULTS:
s UNSATISFIABLE
runtime: 0.051670074462890625 seconds

4 UNROLL RESULTS:
s SATISFIABLE
v -1 -2 -3 -4 -5 -6 -7 -8 -9 -10 -11 -12 -13 -14 -15 -16 -17 -18 -19 -20 -21 -22 -23
v -25 -26 -27 -28 -29 -30 -31 -32 -33 -34 -35 -36 -37 -38 -39 -40 -41 -42 -43 -44 -45 -46
v -47 -48 -49 -50 -51 -52 -53 -54 -55 -56 -57 -58 -59 -60 -61 -62 -63 -64 -65 -66 -67
v -68 -69 -70 -71 -72 -73 -74 -75 -76 -77 -78 -79 -80 -81 -82 -83 -84 -85 -86 -87 -88
v -90 -91 -92 -93 -94 -95 -96 -97 -98 -99 -100 -101 -102 -103 -104 -105 -106 -107 -108
v -109 -110 -111 -112 -113 -114 -115 -116 -117 -118 -119 -120 -121 -122 -123 -124 -125
v -126 -127 -128 -129 -130 -131 -132 -133 -134 -135 -136 -137 -138 -139 -140 -141 -142
v -143 -144 -145 -146 -147 -148 -149 -150 -151 -152 -153 -154 -155 -156 -157 -158 -159 -160
v -161 -162 -163 -164 -165 -166 -167 -168 -169 -170 -171 -172 -173 -174 -175 -176 -177
v -178 -179 -180 -181 -182 -183 -184 -185 -186 -187 -188 -189 -190 -191 -192 -193 -194
v -195 -196 -197 -198 -199 -200 -201 -202 -203 -204 -205 -206 -207 -208 -209 -210 -211
v -212 -213 -214 -215 -216 -217 -218 -219 -220 -221 -222 -223 -224 -225 -226 -227 -228
v -229 -230 -231 -232 -233 -234 -235 -236 -237 -238 -239 -240 -241 -242 -243 -244
v -245 -246 -247 -248 -249 -250 -251 -252 -253 -254 -255 -256 -257 -258 -259 -260 -261
v -262 -263 -264 -265 -266 -267 -268 -269 -270 -271 -272 -273 -274 -275 -276 -277 -278
v -279 -280 -281 -282 -283 -284 -285 -286 -287 -288 -289 -290 -291 -292 -293 -294
v -295 -296 -297 -298 -299 -300 -301 -302 -303 -304 -305 -306 -307 -308 -309 -310 -311 -312
v -313 -314 -315 -316 -317 -318 -319 -320 -321 -322 -323 -324 -325 -326 -327 -328 -329 -330
v -331 -332 -333 -334 -335 -336 -337 -338 -339 -340 -341 -342 -343 -344 -345 -346 -347 -348
v -349 -350 -351 -352 -353 -354 -355 -356 -357 -358 -359 -360 -361 -362 -363 -364 -365 -366
v -367 -368 -369 -370 -371 -372 -373 -374 -375 -376 -377 -378 -379 -380 -381 -382 -383 -384
v -385 -386 -387 -388 -389 -390 -391 -392 -393 -394 -395 -396 -397 -398 -399 -400 -401 -402
v -403 -404 -405 -406 -407 -408 -409 -410 -411 -412 -413 -414 -415 -416 -417 -418 -419 -420
v -421 -422 -423 -424 -425 -426 -427 -428 -429 -430 -431 -432 -433 -434 -435 -436 -437 -438
v -439 -440 -441 -442 -443 -444 -445 -446 -447 -448 -449 -450 -451 -452 -453 -454 -455 -456 -457 -458 -459 -460 -461 -462 -463

```

the value i should be 4 or 12~32

In A.2 the shortest path for stoplight1 is 4, which is the same with the value i. but SAT solver can detect more reachable clock by unrolling .

(6).

the satisfied value is 1~32 , which show with the increase of input combinations, the exhaust test is easier to find reachability than random input.

So overall, SAT-based Reachability is better than testbench random execution, especially in large input combinations.

In A.3. the answer is 1358 clock cycle , which is not a good answer simply because of large input combinations.

(7) the system has $2^5 = 32$ states for stoplight2.v.

I just type the command line argument 32 times and change the final state parameter one by one.

The answer is all states(32) can be reached as exactly the 17th state from the initial state.

```

skylne@skylne-VirtualBox:/media/sf_sharedir/lab1$ python3.7 solveReachability.py data/stoplight2.v -c 32 0100
1 UNROLL RESULTS:
s SATISFIABLE
v -1 -2 -3 -4 -5 -6 -7 -8 -9 -10 -11 -12 -13 -14 -15 -16 -17 -18 -19 -20 -21 -22 -23
v -25 -26 -27 -28 -29 -30 -31 -32 -33 -34 -35 -36 -37 -38 -39 -40 -41 -42 -43 -44 -45 -46
v -47 -48 -49 -50 -51 -52 -53 -54 -55 -56 -57 -58 -59 -60 -61 -62 -63 -64 -65 -66 -67 -68
v -69 -70 -71 -72 -73 -74 -75 -76 -77 -78 -79 -80 -81 -82 -83 -84 -85 -86 -87 -88 -89 -90
v -91 -92 -93 -94 -95 -96 -97 -98 -99 -100 -101 -102 -103 -104 -105 -106 -107 -108 -109
v -110 -111 -112 -113 -114 -115 -116 -117 -118 -119 -120 -121 -122 -123 -124 -125
v -126 -127 -128 -129 -130 -131 -132 -133 -134 -135 -136 -137 -138 -139 -140 -141 -142
v -143 -144 -145 -146 -147 -148 -149 -150 -151 -152 -153 -154 -155 -156 -157 -158 -159 -160
v -161 -162 -163 -164 -165 -166 -167 -168 -169 -170 -171 -172 -173 -174 -175 -176 -177
v -178 -179 -180 -181 -182 -183 -184 -185 -186 -187 -188 -189 -190 -191 -192 -193 -194
v -195 -196 -197 -198 -199 -200 -201 -202 -203 -204 -205 -206 -207 -208 -209 -210 -211
v -212 -213 -214 -215 -216 -217 -218 -219 -220 -221 -222 -223 -224 -225 -226 -227 -228
v -229 -230 -231 -232 -233 -234 -235 -236 -237 -238 -239 -240 -241 -242 -243 -244
v -245 -246 -247 -248 -249 -250 -251 -252 -253 -254 -255 -256 -257 -258 -259 -260 -261 -262
v -263 -264 -265 -266 -267 -268 -269 -270 -271 -272 -273 -274 -275 -276 -277 -278
v -279 -280 -281 -282 -283 -284 -285 -286 -287 -288 -289 -290 -291 -292 -293 -294 -295
v -296 -297 -298 -299 -300 -301 -302 -303 -304 -305 -306 -307 -308 -309 -310 -311 -312 -313
v -314 -315 -316 -317 -318 -319 -320 -321 -322 -323 -324 -325 -326 -327 -328 -329 -330 -331
v -332 -333 -334 -335 -336 -337 -338 -339 -340 -341 -342 -343 -344 -345 -346 -347 -348 -349
v -349 -350 -351 -352 -353 -354 -355 -356 -357 -358 -359 -360 -361 -362 -363 -364 -365 -366
v -367 -368 -369 -370 -371 -372 -373 -374 -375 -376 -377 -378 -379 -380 -381 -382 -383 -384
v -385 -386 -387 -388 -389 -390 -391 -392 -393 -394 -395 -396 -397 -398 -399 -400 -401 -402
v -403 -404 -405 -406 -407 -408 -409 -410 -411 -412 -413 -414 -415 -416 -417 -418 -419 -420
v -421 -422 -423 -424 -425 -426 -427 -428 -429 -430 -431 -432 -433 -434 -435 -436 -437 -438
v -439 -440 -441 -442 -443 -444 -445 -446 -447 -448 -449 -450 -451 -452 -453 -454 -455 -456 -457 -458 -459 -460 -461 -462 -463

```