

① $(x + x\bar{y} + xy)(x\bar{z})$
 $(x + x\bar{y} + xy)(\bar{x} + z)$
 $0 + 0 + 0 + xz + x\bar{y}z + xyz$
 $xz + x\bar{y}z$
 $= xz$

② $\bar{x}yz + \bar{x}y\bar{z} + xz \rightarrow$
 $= \bar{x}y + xz$

Minterm :- which all variable appears exactly one (product term)

maxterm :- (sum term) -

x	y	z	(0)	(1)
0	0	0	0	0
0	0	1	0	0
0	1	0	1	1
0	1	1	1	1
1	0	0	0	0
1	0	1	1	1
1	1	0	0	0
1	1	1	1	1

Table :-

x	y	z	product term	symbol	m ₀	m ₁	m ₂	m ₃	m ₄	m ₅	m ₆	m ₇
0	0	0	$\bar{x}\bar{y}\bar{z}$	m ₀	1	0	0	0	0	0	0	0
0	0	1	$\bar{x}\bar{y}z$	m ₁	0	1	0	0	0	0	0	0
0	1	0	$\bar{x}y\bar{z}$	m ₂	0	0	1	0	0	0	0	0
0	1	1	$\bar{x}yz$	m ₃	0	0	0	1	0	0	0	0
1	0	0	$x\bar{y}\bar{z}$	m ₄	1	0	0	0	0	0	0	0
1	0	1	$x\bar{y}z$	m ₅	1	1	0	0	0	0	0	0
1	1	0	$xy\bar{z}$	m ₆	1	0	1	0	0	0	0	0
1	1	1	xyz	m ₇	1	1	1	1	0	0	0	0

x	y	z	sum term	symbol	M ₀	M ₁	M ₂	M ₃	M ₄	M ₅	M ₆	M ₇
0	0	0	$x+y+z$	M ₀	0	1	1	1	1	1	1	1
0	0	1	$x+y+\bar{z}$	M ₁	1	0	1	1	1	1	1	1
0	1	0	$x+\bar{y}+z$	M ₂	1	1	0	1	1	1	1	1
0	1	1	$x+\bar{y}+\bar{z}$	M ₃	1	1	1	0	1	1	1	1
1	0	0	$\bar{x}+y+z$	M ₄	1	1	1	1	0	1	1	1
1	0	1	$\bar{x}+y+\bar{z}$	M ₅	1	1	1	1	1	0	1	1
1	1	0	$x+y+\bar{z}$	M ₆	1	1	1	1	1	1	0	1
1	1	1	$x+y+z$	M ₇	1	1	1	1	1	1	1	0

$F(x,y,z) = \sum m(0,2,5,7)$

$F(x,y,z) = \prod M(1,3,4,6)$

① Register transfer language \div Digital system design invariable uses a modular approach the modules are constructed from such digital component, as registers decoders, arithmetic elements and and central logic. Various modules are interconnected with common data & central path. (this language express the symbolic form in microoperation sequence among the registers of a digital module)

Register they contain and operation that are performed on data stored in them. the operations executed on data stored in registers. micro-operation is elementary operation performed on information stored in one/more registers. (the sequence of an-operation performed on binary information stored in registers.)

m-operation are - shift, count, clear, & load.


Adopt suitable symbols to describe the sequence of transfer between registers various arithmetic and logic m-operation associated with transfer symbolic notation used to m-operation transfer among registers called register transfer language.

it is a collection of data or information stored in a computer's memory which can be accessed quickly and used for various operation

① Register Transfer :- the register that hold an address for memory unit memory address register (MAR)


others are program counter (PC) Instruction register (IR), processor Register. Information Transfer from one register to another by use symbolic form of replacement operation $R_2 \leftarrow R_1$ represent information transfer

control variable from register transfer operation by control functⁿ.
 control functⁿ a boolean variable is equal to either 1 or 0.



⊕ Arithmetic logic shift unit:-

computer system employ a no of storage register connected to a common operational unit, ALU to perform the n-operation, the contents of specified registers are placed in ALU perform an operation and transfer the results to specific register.



this diagram provide eight arithmetic operation four logic operation, two shift operation each operation selected with five variables S_3, S_2, S_1, S_0, e_i

table 4.7

Functional table

S_3	S_2	S_1	S_0	e_i	operation
0	0	0	0	0	$F = A$ Transfer A
1	0	0	1	0	$F = A + B$
1	0	1	0	0	$F = A \wedge B$ (logic AND)
1	0	1	1	0	$F = A \vee B$ (logic OR)
1	1	0	0	0	$F = A \oplus B$ (logic XOR)
1	1	0	1	0	$F = A \oplus B$ (logic XOR)
1	1	1	0	0	$F = A \oplus B$ (logic XOR)
1	1	1	1	0	$F = A \oplus B$ (logic XOR)
1	1	1	1	1	$F = \text{SHR } A$ (Shift right)

Next chapter

Basic computer organization and Design:-

Instruction code!

the operation of computer defined by internal register, timing, & control structure, and set of instructions. the internal organization of a digital system is sequence of ^{micro} operation. if performs on data stored in its register

computer instruction in a binary code that specifies a sequence of the operation for the computer.


computer read the instruction from memory placed it in control register. the control then interprets the binary code of instruction and proceeds to ~~con. the~~ ~~code~~ occur.

① An instruction code is a group of bits that instruct the computer to perform specific operation³⁾. It ~~instruct~~ is divided into parts of the instruction code in operational part operatⁿ code.
consists of at least bits for 2ⁿ operation \downarrow it define
for n bit additⁿ, subⁿ...

② stored - prog. - organisation:-

Instruction code format have two part first part specify the operatⁿ to be perform and second part address. Memory address tells the

control where to find an ~~operation~~ operand in memory. this operand is read from memory used as data to be operated on together with data stored in processor register.




memory unit 4096 word needs 12 bits to specify Address $2^{12} = 4096$

Instruction format

Instruction:- code is 16 bits have a bits operation
code op code computer have single processor
register, assign to it accumulator.

(a register use to store intermediate
result of arithmetic and
logical operation)

Indirect Address:- Second part specifies the address of an
operand the instruction is said direct address. In
Indirect address bit in the second part of the
instruction,



Computer Register :- computer instruction are stored in consecutive memory location and execute sequentially one at a time. control read the instruction from specific address in memory execute it, It then continue by reading next instruction, so on.
there are register are :-

1) DR - data register :- ^{16 bit} hold operand read from memory
AC - Accumulator - ¹⁶ general purpose processing register

IR - instruction Register :- instruction read from memory is placed.


TR - temporary Register - holding temporary data during processing.

Memory Address Register (MAR) :- memory address register

PC program ¹⁶ counter - (hold the address of next instruction) to be read from memory after current instruction is executed

INPR - ⁸ IP register and ⁸ O/P register received & hold 8 bit character from I/P device

AR - Address register :- hold of Address of memory.



Basic computer register connected to a common bus

particular register whose LD (load) input is enabled receive the data from bus during the next clock pulse

→ (131)

common bus system! — ^{not clear}

Basic computer has 8 register

memory unit. path provide to transfer instruction from one register to another and b/w memory and register.

More efficient scheme transferring instruction to use common bus the specific o/p that selected for bus line

determine by from binary value of selective variable S_1, S_2, S_3 o/p of DR in 3, when, $S_0, S_1, S_2 = 011$ five register have connected 3 control i/p LD - load INR - increment CLR - clear.

The clock transition at end of the cycle transfer the content of the bus into registered destination register,


① computer instructions :-

Basic computer has 3-instruction

- ① Memory register instruction :- 12 bits four address,
one bit four - 0, direct 0 1, indirect
- ② Register-ref. Transfer :- ~~code~~ operation code 'iii' with '0' bit
instruction
- ③ I-P & O-P instruction → operation code 'iii' with '1' bit

Diagram
figure 5-5 Basic computer instruction
format.

(+) Timing and control :-



Timing for all registers in basic computer is controlled by a master clock generator. clock pulses are applied to all flip-flop and registers in the system, the clock pulse do not change the state of a registers unless register enable by a control logic signal. control signal generator in control unit provide control input for multiplexer in common bus control i/p in processor registers and n -operation for accumulator,

there are two major types of control organisation


- ① H/w control
- ② n -programed control

(i) the control logic is implected with gates, flip-flop decoder and other digital circuit.

② the control instruction stored in control memory.

figur 5-6

139



SC → it work basis of timing signal figur 5.2

figur 5.2 decoder a sequene control and no. of control logic gate.

Instruction register divided into 3 parts. Decoder $D_0 - D_7$

one clock cycle → activate T_0 which triggered its register
if happened till CLR input is active,
and then again start with T_5 ... to T_{15} in
the basis of clock cycle and back to T_0 again

figure 5.9 (140)

Summary: SC instruct the decoder by the help of timing signal clock pulse
and decoder instruct logic gate Hence in the Basis of signal gate
CLR or Increment the inputs,

5.5 instruction cycle:-

(See fig 5.2 for Detail)

(program executed in computer by going through cycle)

for each instruction cycle in turn sub-divided into
sequence of subsycle or phases.

- ① Fetch an instruction from memory.
- ② Decode the instruction by instruction register
decoder in binary
- ③ Read the effective address from memory. if the instruction has an indirect address. read by SC and clock pulse
and send it to logic gate
then
- ④ Execute the instruction. Output executed,

Figure 5.9 ⁽¹⁴¹⁾ flowchart for instruction cycle → (144)

(141) ^{page}

① fetch & decode:- (see above as summary) Initially the program, computer pc is

loaded with address of first instruction in the program
sequence counter, (SC) is clear to 0 provided a
decoded timing signal. T_0 after each clock pulse SC
is incremented by one. so timing signal

statuecl.

To $\text{AR} \leftarrow \text{PC}$ ^{Address register.}

T₁ $\text{IR} \leftarrow M[\text{AR}] , \text{PC} \leftarrow \text{PC} + 1$

T₂ $D_0 \dots D_7 \leftarrow \text{Decode IR (12-14)} , \text{AR} \leftarrow \text{IR (0-11)} , Z \leftarrow \text{ZPL}$

(143)

⊕ determine the type of instruction:- during time T₃ the control unit determine the type of instruction $\text{D}_7 = 0$ memory ref. instruction.

⊕ Register - Reference instructions:- Table 5-3

(144)

⊕ 5.6 Memory-reference instructions:-

Table 5-4

ADD to AC
 ADD to AC
 LDA \rightarrow load to AC
 STA \rightarrow store AC
 BUN
 BSA
 ISZ

(152)

⊕ Input/output and interrupt:-

Input-output configuration:-

_____ with the AC in parallel

the 1 bite input flag F₀₁ is a control flip-flop new instruct^y is available in i/p device clear to 0 when _____

_____ F₀₁ is cleared to zero

Multiple bus organisation of computer :-

best answer is

- ① program of basic computer
- ② Machine language
- ③ Assembly language
- ④ Rule of the language
- ⑤ Assembler :-

page 189

① second pass ÷ machine instruction are translated during a second pass by means of table lookup procedure, the assembler use four table And symbol table. —

- ① pseudoinstruction table ÷ Entries are ORG, END, DEC, PHX.
- ② MRI table ÷ contains + symbols of memory reference instructions.
- ③ MOV - MRI - Table - contains the symbol for the 18 register, ref. input-output reference, instruction with 16 bit binary code equation.

④ Address symbol table ÷ It generate during first pass of assembly process.

(see flowchart) Fig 6.2

page 190 line 2 → LC is initially set to '0' — — — to the last paragraph

3rd pass - if the symbol — — — 3rd line

6-5 program loops :- is a seq. of instruct^y that executed many times.