$\begin{array}{ll}
0 & (x+xy+xy)(xz) \\
(x+xy+xy)(x+z) \\
& > + o + o + xz + xyz + xyz \\
& xz + xyz \\
& = xz
\end{array}$ 

System Araytecture
frist class

(1) £Y2 + £Y ₹ + x ₹ →

Mintern: which all variable appears
exactly one (product term)

maxturn: (sam term)......

Table -

x y 2 sun term spated and 1 - 1 - 1 - 1 - 1 - 1

F(387) = RM(0,2,4,6)

Pregister transfer language: Digital system design invariable uses a modular approach the modulars are constructed from such digital component, as resisters decoders, asitumatic dements and and central logic.

various modules are interconected with common data. & central paty. I this language express the symbolic form in nicrooperaty sequence among the registers of a digital module)

Register they contain and operation that are performed on data stored in thems. the operations executed on data Stored in registers. Micho-operation is elementry operation performe on information stored in one/more registers. the sequence of an-operation performed on binary information stored in registers.)


M- operation are - shift, would, clear, & wad.

Adopt asoitable symboles to describe the sequence of transfer beta registers various asitumetic and wyic m-operator associated with transfer symbolic notation used to u-opration transfer among registers called register transfer

et is a collection of data or information stored in a computering of is a memory which can be accessed quickly and used for various operaty

(7) (Register) Transfer: — the register that hold an adversi

for memory unit memory address register (MAX) others are program counter (pe) Instruction register (IR), procesor Register. Information Transfer from one register to another by use symbolize form of replacement operation R2 (R1 \* Represent information transfer



this diagram provide eight arithmatic operation four logic operate, two shift operate each operation selected with five variables 53, Sh S1, So, po

habes 118)

Phent chapter

Basic computer organisates and Design:-

Instruction code!

the operaty of computer defined by internal register,
things & courted approxime, and set of infinition.

The internel organisation of a digital system is
require of airms operation, if perform on date

stored in its register

a sequere of the operation, for the computer.

placed it in outrol register, the control them interprets
the binary code of instruction and proceeds to

that instruction code is a group of bits

that instruct the computer to perform specific

speration. It intitis is divided into parts of the

instruction code in operational part operation and it define

consists of at least bits for 2m operation it define

for n bit

## stored - prog. - organisation:

(H)

Tustinician code format have two part prist part

Second past address. Momony address tells the

control where to find an operation operand in

Memony. This operand is head from memory used

as deta to be operated on together with

opende Addres

topenation

topenation

memory out 4096 word needs 12 bits to spring policy 212 word

# Instruction formate Fushweet : case is 10 bits have a bits operation code op code computer have single procedor resister, assigny to ut occumulator a register use to store intermediate result of arithmatic and Cogical operation ) Endirect Address: second past specifies the address of ay aperand the instruction is said direct address. Ty Endirect address bit in the Second Part of the just metion, 14 12 11 6 7 possede Address (operation o/1) ADDIVESS ADD A 00 457 1350 operand ust operand Direct Condress. # T AC J one Lit as instruction care used to # Inligent Advers. distinguity between Direct & Judiners address. 3 bits of op-code,

consecutive memory wcetion and execute sequently one at a time worker read the instruction from specific address in memory execute it. It then continue by reading went instruction, so on, there we pregister are:

DR-data register: -> wold operand read from mameray

AC - Accumulator - general purpose processing register

Int - instruction Register - instruction read from memory
is placed.

TR-temporary Register - holding temporary data desing

MEMORY Address Register (MAR) - Memory a registers

pe program incounter - (hold the address of next instruction)


to be aread from memory after current.

instruction is executed

IN PR - IP register and outh - O/P regulator received 8 hold

[inpute | bit everector from I/P divise

AR - ADDress negister: - hold of Address of memory.



Rasic competer register connected to a connected to bus

page- 132

particular register whose

LD (was) impute is enabled

receive the data from bus

puring the rext clock pulse

Littli

- (131)

common bus system!— Dasic computer has 8 register

memory buit. path provide to transfer instruction spour ome

register to another and both memory and register.

More efficient scheme transferring instruction to use common bus

the specific o/p that selected for bus line

determine by from binary value of selective variable

sels. s., s. o/p of DR in 3, when, so s, sz = 011 fire register

have connected 3 courted i/p LD-load IMR - increment

clR - clear.

The clock transition at and of the cycle transfer the content of the buy into pegiveted pertivetion register;

## D computer instructions:

Busit computer war 3- instruction

- D memory register instruct !- 12 Lits four address,
- D register-refi- Thatis ente operation code 'ill' with or bit
- (11) I-P & O-P Eustruction operation code in with &'I'bit

Pigust 5-5 Busic competer instruction

the section of the se

Court of the Lining signed,

(133)

Timing for all registers in basic computer in controlled by a master clock generator, clock puls are applied to all flip-flop and registers in the system, the chock charge the state of a registers vyleas not register inable by control cogic signal, control signal a generator in control unit one provide control inpute for multiplexer in control i/p in common pas registers and m- operation for occumulator,

there are two major types of control organisation

1) H/W control

10 m- programed courtiel

cit the central logic is impleted with gates, plip-plop deader and other digital rerait.

2) the control instruction stored in control meanony,

Figur 5-6

Pipe Total logic

gate

John Many

Logic

gate

John Many

Logic

gate

John Many

Maput

TSC - it work basis of signal figur 5.2

figur nate 2 decoder a sequine control and no. of control control and no. of control control

Instruct" register divided into 3 parts. Decoder Do- Dy

I are clock cycle - difficult to union trigered it's register explanation - (139) if happend till CLR inpute is cretive, and then again start with Torrito Tir in figur 509 (140) the busis of clock cycle and back to To again Sunany: So instruct the deapter by the help of timing signed clock pulse and deader instruct logic gate Hruce in the basis of signal gate clR or Increment the inpute, See fig 5-2 for Detail 5-5 instruction cycle:-( program executed in computer by going through cycle) For each instruction cycle in turn sub-divided into require of subsyde, or phases. Feteth an instruction from memory. Jay sustant register @ 'verade the instruct' B Read the effective address from memory, if the and good it to begin instruction has an indirect attress. 19 Execute the instruction.

Figur 5-9 prometant for instruction eyele ~ (144)

Fetch & decode: — Juttaly the program, computer pe in podded with address of frist instruction in the program sepance counter, (sc) is clear to a provided of decoded timing signal. Top offer early clock palse so, is instrument by one. So timing signal.

statucel. ABRES register. IR - M(AR), PE- pc+1 Do -- B + Decode ER (12-14), AR - IR (0-11), 22- IP1 Th (143) petermine the type of Enstruction: - puring time to the control unit determine the type of instruction. - DA =0 Memory ref. instruction, P hegister - Refrence tustructions: Toble 5-3 (+) 5.6 Memory-perhence enstruction. - AND to As Table 5-4 ADD to AC LDA - bad to Ac STA -> Store AC BON BSA (122) 152

A. Tupet output and zuternight:

Input-output configration.

- with the Ac in parallel

the 1 bite inpute flog FOI is a control plip-flop new instruct is available in 1/p device clear to or

- First is cleared to regio

pge 155 program intruckt i 3rd line, last 4th line

pigure 5.13 (556)

maltiple bus organisation of computer -

Assembly language
Rule of the language

Assembler: -

puse (199)

- Executed pass machine instruction are translated during a second pass by mean of table corresponded protecture, the assembler use form table and symbol that. -
  - 1 preadoinstruction table = Entring are ORG, END. DEC. PHEX.
  - @ MRI touble : contains + symbols of memory reflecte sustants
  - wy MRI Table Outsing the rywhol for the 19 register, set input output refrence, instruction with 16 bit binary.
  - assembly process.

    (see plowchart) Pig biz

puse 190 like 2 4 LE is initially set to '0' - - - to the last paragraph

sudpara - if the Symbol . . . . 3rd line

65 magrin coops: - is a seque of instruct " that ancourted many times.