



Name - Sumit Kumar

Class - MCA 1<sup>st</sup>


Date -

13.10.

NAME	Graphic symbol	Algebraic function	Truth table	Input sensitivity
AND		$Y_C = A \cdot B$ or $Y_C = AB$	A B X 0 0 0 0 1 0 1 0 0 1 1 1	0
OR		$Y_C = A + B$	A B X 0 0 0 0 1 1 1 0 1 1 1 1	1
Inverter		$Y_C = A'$	A X 0 1 1 0	Not Applicable
Buffer		$Y_C = A$	A X 0 0 1 1	Not Applicable
NAND		$Y_C = (AB)'$	A B X 0 0 1 0 1 0 1 0 0 1 1 0	0
NOR		$Y_C = (A+B)'$	A B X 0 0 1 0 1 0 1 0 0 1 1 0	1
Exclusive-or (XOR)		$Y_C = A \oplus B$ or $Y_C = A'B + AB'$	A B X 0 0 0 0 1 1 1 0 1 1 1 0	Not Applicable
Exclusive NOR		$Y_C = (A \oplus B)'$ or $Y_C = A'B + AB'$	A B X 0 0 1 0 1 0 1 0 0 1 1 1	Not Applicable

$$1) F = X + \bar{Y}Z$$

To solve the above equation we use the three gates namely NOT, AND, OR




X	Y	Z	F
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

Truth table

$$2) F = AB + \bar{A}C$$

To solve the above eq<sup>n</sup> we use 4 logic gates 2 AND, NOT or



A	B	C	F
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

Truth Table


Name - Suman Kumar

Class - MCA I<sup>st</sup>

Date -


### Implementing the flip-flop

#### (ii) S-R Flip Flop




Expression:-

$$Q_{n+1} = S + R Q_n$$




S	R	$Q_{n+1}$
0	0	$Q_n$
0	1	0
1	0	1
1	1	Invalid

#### (iii) D-Flip Flop




Expression:-

$$Q(t+1) = D$$




D	D	$Q(t+1)$
0	0	0
0	1	1
1	0	0
1	1	1

### (iii) J-K Flip Flop :-




Expression :-

$$Q_{n+1} = JQ_n + K'Q_n$$




CLK	J	K	$Q_{n+1}$
↑	0	0	$Q_n$
↑	0	1	0
↑	1	0	1
↑	1	1	$Q'_n$

### (iv) T-Flip Flop :-



Expression :-

$$Q_{n+1} = Q \oplus T$$




T	Q	$Q'$
0	0	0
1	0	1
0	1	0
1	1	0

Name - Sumit Kumar

Roll No - MCA I<sup>st</sup>


Date -

### Implementing 1 to 2 Decoder




a	b	x	y
0	0	0	0
0	1	0	1
1	0	0	0
1	1	1	0

### 2. Implementing 2 to 4 Decoder




A <sub>1</sub>	A <sub>0</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

### 3. Implementing 4 input Priority Encoder



$I_3$	$I_2$	$I_1$	$I_0$	$Y_1$	$Y_0$	$V$
0	0	0	0	0	0	0
0	0	0	1	0	0	1
0	0	1	X	0	1	1
0	1	X	X	1	0	1
1	X	X	X	1	1	1

### 4. Tri-State Buffer




$c$	$a$	$f$
0	0	Z
0	1	Z
1	0	0
1	1	1

Name - Sumit Kumar  
Class - MCA 1<sup>st</sup> year

L11


### Basic Computer Registers Connected to a Common Bus

A Basic computer has eight registers, a memory unit, and a control unit (to be presented). Paths must be provided to transfer information from one register to another and between memory and register. The no of wires will be excessive if connections are made between the outputs of each register and the input of the other registers.




## Design of Control Unit of Basic Computer

It consists of 2 decoders, a sequence counter and a number of control logic gates. An instruction read from memory is placed in the instruction register (IR). The operation code in bits 12 through 14 are decoded with 3x8 decoder. The eight outputs of the decoder are the symbols  $D_0$  through  $D_7$ . The subscripted decimal no. is equivalent to the binary value of corresponding operation code.



### Design a control input for IEN (Interrupt Enable)


The interrupt enable flip-flop IEN can be set and cleared with two inputs. When IEN is cleared to 0 (with the IOP instruction) the flag can't interrupt the computer. When IEN is set to 1 (with the ION instruction) the computer can be interrupted.



me - Sumit Kumar  
class - MCA 1st year

Design a circuit Associated with AC

the adder and logic circuit has 3 sets of inputs one set of 16 inputs comes from the outputs of AC. Another set of 16 inputs comes from the data register, DR. A third set of 8 inputs comes from the input register INPR. the outputs of the adder and logic circuit provide the data inputs for the register. In addition it is necessary to include logic gates for controlling LD, INR and LLR in the register as well as in operations of the logic circuits.




Name - Sunit Kumar  
Class - MCA 1st year

### Four Register Bus System

21/11

An efficient scheme for transferring information between registers in a multiple-register Conf is a common bus system. The transfer of info from a bus into one of many destination registers can be accomplished by connecting the bus lines to the inputs of all destination registers and activating the load control of the particular destination registers selected.




Bus system for 4 Register

S <sub>1</sub>	S <sub>0</sub>	Register Selected
0	0	A
0	1	B
1	0	C
1	1	D

### Three state Bus Buffers


A three state gate is a digital circuit that exhibits 3 states. Two of the states are signals equivalent to logic 1 & 0 as a conventional gate. The third state is a high impedance state. The high-impedance state

behaves like an open circuit, which means that the output is disconnected and does not have logic significance. 3 state gates may perform any conventional logic, such as AND or NAND. However the one commonly used in design of a bus system is the buffer gate



Output  $Y = A \text{ if } C = 1$   
High impedance if  $C = 0$


Enable	I	N	OUT
0	0	0	Hi-Z
0	1	1	Hi-Z
1	0	0	0
1	1	1	1



Bus line with 3 state Buffer

### One stage of arithmetic logic shift unit

To perform a microoperation the contents of specified registers are placed in the inputs of the common ALU. The ALU performs an operation and the result of the operation is then transferred to a designation register. The ALU is a combinational circuit so that the entire register transfer operation from the source registers through the ALU and into the destination register can be performed during one clock pulse period. The shift microoperations are often performed in a separate unit, but sometime the shift unit is made part of ALU.



one stage of Arithmetic Logic Shift unit

$S_3$	$S_2$	$S_1$	$S_0$	$C_{in}$	operation	function
0	0	0	0	0	$F = A$	Transfer A
0	0	0	0	1	$F = A + 1$	inc A
0	0	0	1	0	$F = A + B$	Addition
0	0	0	1	1	$F = A + B + 1$	Add with carry
0	0	1	0	0	$F = A + B$	Subtract with borrow
0	0	1	0	1	$F = A + \bar{B} + 1$	Sub
0	0	1	1	0	$F = A - 1$	Dec A
0	0	1	1	1	$F = A$	Transfer A
0	1	0	0	x	$F = A \wedge B$	AND
0	1	0	1	x	$F = A \vee B$	OR
0	1	1	0	x	$F = A \oplus B$	XOR
0	1	1	1	x	$F = \bar{A}$	complement A
1	0	x	x	x	$F = Shra$	Shift & Right A into F
1	1	x	x	x	$F = Shla$	Shift & Left A into F

Name - Sunit Kumar  
Class - MCA I<sup>st</sup> year  
Sub - CSA

Ans 1

58  
58

Q2a

Five Example of External Interrupt

- i) Button Press
- ii) Sensor Input
- iii) Communication Ports
- iv) Time overflow
- v) External Hardware Signal

Five Example of Internal Interrupt

- i) Timer Compare Match
- ii) Watchdog Timer
- iii) ADC Conversion Complete.
- iv) Serial Communication Receive Buffer
- v) Software Interrupts

Difference b/w Software Interrupt & Subroutine call

Software Interrupt

- 1. It is triggered by software interactions often used for system call
- 2. Software Interrupt handle specific tasks initiated by the program

Subroutine call

- 1. It is a programming technique for reusing code.
- 2. It invoke separate code modules for organized and reusable functionality.

Ans 2

- To clear the first eight bits you would perform a bitwise AND operation with a mask that has 0s in the first eight positions and 1s elsewhere. The mask would be 1111111000000000 in binary.
- To set the last eight bits to 1, you would perform a bitwise OR operation with a mask that has 1s in the last eight positions and 0s elsewhere. The mask would be 0000000011111111 in binary.
- To complement the middle eight bits you would perform a bitwise XOR operation with a mask that has 1s in the middle eight positions and 0s elsewhere. The mask would be 0000111000011111 in binary.

Ans 3

Interrupt Service Routine:

ISR:

If `Special_occasion_mod == 0xFFFF`:

`Service_input_device()`

If `location_mod == 0x0000`:

`Service_output_device()`

`Clear_interrupt_flag()`

- Special-Occasion-mod  $\rightarrow$  represents the special occasion module
- location-mod  $\rightarrow$  represents the location module
- Service-input-device() and service-output-device()  $\rightarrow$  are functions to handle the input and output devices respectively.
- the conditions  $\text{Special-Occasion-mod} == 0xFFFF$  and  $\text{location-mod} == 0x0000$  check if all bits are set to 1 and 0, resp.


Ans 4

- a) A control word for a microoperation typically consists of various fields that control different aspects of the operation, such as the operation to be performed the source and destination registers and any additional control signals
- b) the number of bits in each field of the control word would depend on the specific requirements of the computer architecture. However, a general encoding schema might include fields such as:
  - Operation Code (opcode): To specify the ALU or shifter operation.
  - Source Register Address: To identify the source register.
  - Destination Register Address: To identify the destination register.
  - ALU operation controls: Additional bits to control specific ALU operations.
  - Shifter operation control: Additional bits to control specific shifter operation.
  - Control Signals: Bits for various control signals that might be needed.

Name - Sumit Kumar  
Class - MCA I<sup>3</sup> year


### Binary Adder

~~30.10~~




- $A, B$  are augend and addend bits. lower-order bit is defined by subscript.
- $C_0, C_1, C_2, C_3$  are the carry inputs.  $C_4$  is the carry output produced by the last full-Adder.
- $C_{out}$  of the first Adder is connected as the  $C_{in}$  of the next full Adder
- $S_0, S_1, S_2, S_3$  are sum outputs that produce the sum of augend and addend bits.

### Half Adder



- $C_{in}$  is the carry bit from the previous stage of binary addition
- $C_{out}$  is obtained using AND and OR operations
- The sum output of the full adder is obtained by XOR the bits  $A, B$  and  $C_{in}$

## Half Adder




Input				out
A	B	Cin	Sum	
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Input		output	
A	B	outc	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

- SUM output is the least significant bit(LSB)
- Carry output is the most significant bit(MSB)


## Binary Ripple Carry Adder



A	B	C	x	y
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

- Suman Kumar  
08 - MCA I<sup>st</sup> year


### Subtractor (Binary Subtractor)



$B_{in}$	$x$	$y$	Diff	$B_{out}$
0	0	0	0	0
0	0	1	1	0
0	1	0	1	1
0	1	1	0	0
1	0	0	1	1
1	0	1	0	0
1	1	0	0	1
1	1	1	1	1

- $B_{in} \rightarrow$  Borrow input from previous circuit
- $B_{out} \rightarrow$  Borrow out input for next circuit

### 4 to 1 Multiplexer Circuit




Select		output
A	B	y
0	0	D <sub>0</sub>
0	1	D <sub>1</sub>
1	0	D <sub>2</sub>
1	1	D <sub>3</sub>

### 64 to 1 multiplexer

The 64 to 1 Multiplexer has 64 input lines and 6 selection lines and one output.


It can be created by putting 8 to 1 multiplexer in parallel and then connecting to other 8 to 1 multiplexer in series so that overall there will be 64 input lines 6 selection lines and one output



$S_5$	$S_4$	$S_3$	$S_2$	$S_1$	$S_0$	MUX Selection
0	0	0	X	X	Y	$m_1$
0	0	1	X	X	X	$m_2$
0	1	0	X	X	X	$m_3$
0	1	1	X	X	X	$m_4$
1	0	0	X	X	X	$m_5$
1	0	1	X	X	X	$m_6$
1	1	0	X	X	X	$m_7$
1	1	1	X	X	X	$m_8$

4 Bit Register

It is a group of 4 flip flops and is capable of storing 4 bit of information




4 bit Register

Name - Sumit Kumar  
Class - MCA 1<sup>st</sup> year  
Roll no - 58

Q.1V

## 1. Design of Carry lookahead Adder.

To reduce the computation time, there are faster ways to add two binary numbers by using carry lookahead adders. They work by creating two signals  $P$  and  $G$  known to be carry propagator and carry generator. The carry propagator is propagated to the next level whereas the carry generator is used to generate the output carry regardless of input carry. The block diagram of a 4 bit carry lookahead adder is shown here below.



The number of gate levels for the carry propagation can be found from the circuit of full adder.

$$P_i = A_i \oplus B_i$$

$$G_i = A_i \cdot B_i$$

$$\text{Sum}_i = P_i \oplus G_i$$

$$C_{i+1} = G_i + (P_i \cdot G_i)$$

$$C_1 = b_{10} + p_0 \cdot c_0$$

$$C_2 = b_{11} + p_1 \cdot C_1 = b_{11} + p_1 \cdot b_{12} + p_1 \cdot p_0 \cdot c_0$$

$$C_3 = b_{12} + p_2 \cdot C_2 = b_{12} p_2 \cdot b_{11} + p_2 \cdot p_1 \cdot b_{10} + p_2 \cdot p_1 \cdot p_0 \cdot c_0$$


$$C_4 = b_{13} + p_3 \cdot C_3 = b_{13} p_3 \cdot b_{12} p_3 \cdot p_2 \cdot b_{11} + p_3 \cdot p_2 \cdot p_1 \cdot b_{10} + p_3 \cdot p_2 \cdot p_1 \cdot p_0 \cdot c_0$$

## 2. Ripple Carry Adder

Arithmetical operations like addition, subtraction, division are basic operations to be implemented in digital computers using basic gates like AND, OR, NOR, NAND etc.

Half Adder can be used to add two one bit binary numbers. It is also possible to create a logical circuit using multiple full adders to add  $N$ -bit binary numbers.

Each full adder inputs a cin, which is the cout of the previous adder. This kind of adder is a Ripple carry Adder. Since each carry bit "ripples" to the next full adder. the first (and only the first) full adder may be replaced by a half adder.



## various types of interrupt

There are two types of interrupts which are as follows

- (i) Hardware interrupts
- (ii) Software interrupts

### (i) Hardware interrupts:

The interrupt signal generated from external devices and input/output device are made interrupt to CPU when the instructions are ready.

Hardware interrupts are classified into two types.

- (a) Maskable interrupt
  - (b) Non Maskable interrupt
- (a) Maskable interrupt: the hardware interrupt that can be delayed when a higher priority interrupt has occurred to the processor.
- (b) Non Maskable Interrupt: the hardware that cannot be delayed and immediately be serviced by the processor.

### (ii) Software Interrupt

The interrupt signal generated from internal devices and software programs need to access any system call then software interrupts are present.

Software interrupt is divided into two types

- (a) Normal interrupts
  - (b) Exception
- (a) Normal interrupt: the interrupts that are caused by the software instructions are called software interrupt and

Name - Sumit Kumar


Class - MCA 1<sup>st</sup> year

58

1. Register set with common ALU

30.11

Input



2. Perform  $R_1 \leftarrow R_2 + R_3$

1. MUX A selector (SEL A): to place the content of  $R_2$  into bus A
2. MUX B selector (SEL B): to place the content of  $R_3$  into bus B
3. ALU operation selector (OPR): to provide the arithmetic addition  $A + B$
4. Decoder destination selector (SEL D): to transfer the content of the output bus into  $R_1$

### 3. Stack with Various Operations

Class Nodes

public:

int data;

Node\* next;

Node(int data){

this->data = data;

this->next = NULL;

}

}

Class stack

public:

Node\* top;

stack():

top(NULL);

bool isEmpty();

void push(int item);

void pop();

void display();

int size();

```
Stack::isEmpty() {
    if (top == NULL) return true;
    else return false;
}

void Stack::push(int item) {
    Node* newNode = new Node(item);
    newNode->next = top;
    top = newNode;
}

void Stack::pop() {
    if (isEmpty()) {
        cout << "Stack Underflow" << endl;
        return;
    }
    else {
        Node* temp = top;
        top = top->next;
        delete temp;
    }
}
```

```

+ stack::size() {
    int count = 0;
    if (top == NULL) {
        cout << "stack is empty!" << endl;
        return 0;
    }
    else {
        Node *temp = top;
        while (temp != NULL) {
            count++;
            temp = temp->next;
        }
        return count;
    }
}

int main() {
    Stack stk;
    stk.push(1);
    stk.push(2);
    stk.push(3);
    stk.push(4);
    stk.push(5);
    stk.pop();
    stk.pop();
    cout << "size of the stack is: " << stk.size() << endl;
    return 0;
}

```

Output stack is      3 → 2 → 1

Name - Sumit Kumar  
Roll No - 58


Class - MCA 1<sup>st</sup> year

✓  
14.12

### i. RAM and ROM Chips:

#### (i) RAM chips:


A RAM chip is better suited for communication with the CPU if it has one or more control inputs that select the chip only when needed. Another common feature is a bidirectional data bus that allows the transfer of data either from memory to CPU during a read operation or from CPU to memory during a write operation.



Typical RAM chip

#### (ii) ROM chips:


A ROM chip is organised externally in the similar manner. However, since a ROM can only read the data bus can only be in an output mode.



Typical ROM chip

## 2. Synthesis of flip-flops

A basic flip-flop circuit can be constructed using two cross coupled NAND/NOR gates shown below. Each flip-flop has two output D and D' and two inputs, set and reset. When the set input goes to 1 the D output goes to 1 and the D' goes to 0 when reset goes to 1.



## 3. Registers and Counters:

(i) Register:- Register is a group of flip-flops. Its basic function is to hold info within a digital system so as to make it available to the logic units during the computing process. However, a register may also have additional capabilities associated with it.

(ii) Counter:- Counter is essentially a register that goes through a predetermined sequence of states. the gates in the counter are connected in such a way as to produce the prescribed sequence of binary states.

## 4. Design of Combinational Multipliers

Combinational Multipliers do multiplication of two unsigned binary numbers. Each bit of the multiplier against the multiplicand the product is aligned according to the position of the bit within the multiplier and the resulting products are then summed to get the final result.

the final result. Main advantage of binary multiplication  
is that the generation of intermediate products are simple if  
the multiplier bit is 1, the product is an appropriately  
shifted copy of the multiplicand if the multiplier bit is 0  
the product is simply 0.

The design of a combinational multiplier to multiply two  
4-bit binary number is illustrated below

$$\begin{array}{r} A_3 \quad A_2 \quad A_1 \quad A_0 \\ B_3 \quad B_2 \quad B_1 \quad B_0 \\ \hline A_3 \quad A_2 \quad A_1 \quad A_0 \\ B_0 \quad B_0 \quad B_0 \quad B_0 \\ A_3 \quad A_2 \quad A_1 \quad A_0 \\ B_1 \quad B_1 \quad B_1 \quad B_1 \\ A_3 \quad A_2 \quad A_1 \quad A_0 \\ B_2 \quad B_2 \quad B_2 \quad B_2 \\ A_3 \quad A_2 \quad A_1 \quad A_0 \\ B_3 \quad B_3 \quad B_3 \quad B_3 \\ \hline S_6 \quad S_5 \quad S_4 \quad S_3 \quad S_2 \quad S_1 \quad S_0 \end{array}$$