

Chittagong University of Engineering and Technology

Department of Electrical and Electronic Engineering

EEE 476: VLSI Technology Sessional

Experiment Number –
Experiment Name: Design a Two Stage CMOS
Operational Amplifier and Study of its DC and AC
Characteristics Using Cadence Virtuoso .

Prepared by

Student Name: Md. Raisul Islam Rifat

Student ID: 1902081

Section: X

Group No. : X_1

Date of Experiment: 12/09/2024 Date of Submission: 23/09/2024