



Chittagong University of Engineering and Technology

Department of Electrical and Electronic Engineering

EEE 476: VLSI Technology Sessional

Experiment Number – 05

**Experiment Name: Simulation of a CMOS-Based
Logic Circuit for Boolean Equation Evaluation.**

Prepared by

Student Name : Md. Raisul Islam Rifat

Student ID : 1902081

Section : X

Group No. : X₁

Date of Experiment : 26/09/2024

Date of Submission : 03/10/2024