

# TABLE OF CONTENTS

<b>1</b>	<b>Abstract</b>	<b>2</b>
<b>2</b>	<b>Keywords</b>	<b>2</b>
<b>3</b>	<b>Objectives</b>	<b>2</b>
<b>4</b>	<b>Introduction</b>	<b>2</b>
<b>5</b>	<b>Theory</b>	<b>2</b>
<b>6</b>	<b>Truth Table</b>	<b>3</b>
<b>7</b>	<b>Propagation Delay</b>	<b>3</b>
7.1	$P_{mos} = 240\text{ nm}$ , $N_{mos} = 240\text{ nm}$ . . . . .	3
7.2	$P_{mos} = 240\text{ nm}$ , $N_{mos} = 120\text{ nm}$ . . . . .	3
<b>8</b>	<b>Simulation Setup</b>	<b>3</b>
<b>9</b>	<b>Simulation Result</b>	<b>5</b>
<b>10</b>	<b>Tools Used</b>	<b>10</b>
<b>11</b>	<b>Conclusion</b>	<b>10</b>
<b>12</b>	<b>References</b>	<b>10</b>

## List of Figures

1	Internal circuitry of NAND gates . . . . .	3
2	Definition of Input Parameters . . . . .	4
3	Input and Output waveforms of NAND Gates . . . . .	5
4	Propagation delay for $240\text{ nm}$ $N_{mos}$ architecture . . . . .	7
5	Propagation delay for $120\text{ nm}$ $N_{mos}$ architecture . . . . .	9

# 1 Abstract

This document outlines the design and simulation of a 2-input NAND gate using Cadence Virtuoso. The design process involves creating a schematic, symbol, and performing the necessary simulations to verify the functionality of the NAND gate. Initially, the transistor-level schematic is designed using PMOS and NMOS transistors configured in a complementary arrangement. Following the schematic creation, a symbol view is generated for hierarchical design use. The layout design involves placing and routing the transistors, ensuring proper connectivity and adherence to design rules. Check and save process is conducted to ensure correctness. Finally, simulations, including DC, transient, and parametric analyses, are performed to verify the gate's logical functionality and performance metrics.

# 2 Keywords

2-input NAND Gate, Rise time, Fall time, Propagation delay

# 3 Objectives

1. To login in to the Cadence Server shell and start the Cadence virtuoso software
2. To create a working library
3. To draw the schematic of a 2-input NAND gate in Cadence Virtuoso Schematic Editor
4. To create a symbol view of the NAND gate from the schematic
5. To simulate the NAND gate using MMSIM Spectre
6. To determine the rise time and fall time of the output waveforms.

# 4 Introduction

By performing this experiment, we will learn about the usage of CADENCE VIRTUOSO. We will also learn about the addition process of the libraries (basic, analogLib, gpdK090). We will also learn about the making process about the schematic, symbol and simulate, outputting the signals. We will also learn about the propagation delay, rise time, fall time.

# 5 Theory

NAND gate is a fundamental digital logic gate used extensively in digital circuits due to its versatility and functional completeness. A NAND gate performs the logical NAND operation, where the output is true (or high) unless both inputs are true (or high). This gate is a building block for various digital systems, including arithmetic logic units, memory storage, and more complex logic circuits. Designing a 2-input NAND gate in Cadence Virtuoso, an advanced electronic design automation (EDA) tool, involves a series of methodical steps, from schematic capture to simulation. Cadence Virtuoso offers a comprehensive environment for the design and verification of custom ICs, providing tools for schematic entry, layout editing, and extensive simulation capabilities. The process begins with creating a transistor-level schematic of the NAND gate using PMOS and NMOS transistors. This is followed by generating a symbol for the NAND gate, enabling its use in hierarchical design contexts. The next step is the simulation.

## 6 Truth Table

A (input)	B (input)	Pull Down Network	Pull Up Network	O (output)
0	0	Off	On	1
0	1	Off	On	1
1	0	Off	On	1
1	1	On	Off	0

## 7 Propagation Delay

7.1  $P_{mos} = 240 \text{ nm}$ ,  $N_{mos} = 240 \text{ nm}$

A (input)	O (output)	Propagation Delay (s)
falling	falling	$5.006 \times 10^{-9}$
falling	rising	$8.201 \times 10^{-12}$
rising	falling	$6.254 \times 10^{-12}$
rising	rising	$4.992 \times 10^{-12}$

7.2  $P_{mos} = 240 \text{ nm}$ ,  $N_{mos} = 120 \text{ nm}$

A (input)	O (output)	Propagation Delay (s)
falling	falling	$5.01 \times 10^{-9}$
falling	rising	$7.228 \times 10^{-12}$
rising	falling	$9.79 \times 10^{-12}$
rising	rising	$4.993 \times 10^{-12}$

## 8 Simulation Setup







Figure 1: Internal circuitry of NAND gates



(a) Parameter selection for global source




(b) Parameter selection for input A




(c) Parameter selection for input B

Figure 2: Definition of Input Parameters

## 9 Simulation Result



(a) Output wave forms for  $P_{mos} = 240 \text{ nm}$ ,  $N_{mos} = 240 \text{ nm}$



(b) Output wave forms for  $P_{mos} = 240 \text{ nm}$ ,  $N_{mos} = 120 \text{ nm}$

Figure 3: Input and Output waveforms of NAND Gates

The screenshot shows the Virtuoso (R) Visualization & Analysis XL calculator interface. The main window displays a plot area with a green background. The left sidebar shows a stack of functions, including a delay function with parameters: `delay(?w1 VT("A"), ?value1 0.6, ?edge1 "falling", ?nth1 2, ?td1 0.0, ?w2 VT("O"), ?value2 0.6, ?edge2 "falling", ?nth2 2, ?td2 nil, ?stop nil, ?multiple nil)`. The right sidebar shows the Function Panel with the following settings:

- Signal: VT("A")
- Signal2: VT("O")
- Threshold Value 1: 0.6
- Threshold Value 2: 0.6
- Edge Number 1: 2
- Edge Number 2: 2
- Edge Type 1: falling
- Edge Type 2: falling
- Periodicity 1: 1
- Periodicity 2: 1
- Number of occurrences: single
- Plot/print vs: trigger
- Start 1: 0.0
- Start 2: nil
- Start 2 relative to: trigger
- Stop: nil

The status bar at the bottom indicates "Successful evaluation" and "22 | Plot". The bottom of the window shows the application bar with tabs for Applications, Places, System, virtuoso, nand2\_1, Virtuoso® Analog De..., /home/buet/simulation..., and Virtuoso (R) Visualizati... The system clock shows 8:20 PM on buet.


(a) When both edges are falling

The screenshot shows the Virtuoso (R) Visualization & Analysis XL calculator interface. The main window displays a plot area with a green background. The left sidebar shows a stack of functions, including a delay function with parameters: `delay(?w1 VT("A"), ?value1 0.6, ?edge1 "falling", ?nth1 2, ?td1 0.0, ?w2 VT("O"), ?value2 0.6, ?edge2 "rising", ?nth2 2, ?td2 nil, ?stop nil, ?multiple nil)`. The right sidebar shows the Function Panel with the following settings:


- Signal: VT("A")
- Signal2: VT("O")
- Threshold Value 1: 0.6
- Threshold Value 2: 0.6
- Edge Number 1: 2
- Edge Number 2: 2
- Edge Type 1: falling
- Edge Type 2: rising
- Periodicity 1: 1
- Periodicity 2: 1
- Number of occurrences: single
- Plot/print vs: trigger
- Start 1: 0.0
- Start 2: nil
- Start 2 relative to: trigger
- Stop: nil

The status bar at the bottom indicates "Successful evaluation" and "22 | Plot". The bottom of the window shows the application bar with tabs for Applications, Places, System, virtuoso, nand2\_1, Virtuoso® Analog De..., /home/buet/simulation..., and Virtuoso (R) Visualizati... The system clock shows 8:20 PM on buet.

(b) When edge 1 is falling but edge 2 is rising




(c) When edge 1 is rising but edge 2 is falling




(d) When both edges are rising

Figure 4: Propagation delay for 240 nm  $N_{mos}$  architecture




(a) When both edges are falling




(b) When edge 1 is falling but edge 2 is rising





(c) When edge 1 is rising but edge 2 is falling



(d) When both edges are rising

Figure 5: Propagation delay for 120 nm  $N_{mos}$  architecture

## 10 Tools Used

1. Cadence Virtuoso.
2. VMware Hypervisor.

## 11 Conclusion

In this experiment, we became acquainted with Cadence Software. We created the schematic for a 2-input NAND gate and identified the required parameters and waveforms. We also prepared a truth table and compared it with the simulation results.

## 12 References

1. Lab Manual.
2. Cadence Virtuoso Tutorial - University of Southern California.