



Chittagong University of Engineering and Technology

Department of Electrical and Electrical Engineering

## **EEE 476: VLSI Technology Sessional**

### **Experiment Number – 1**

**Experiment Name: Draw the Schematic of a 2 -  
input NAND Gate, Create a Symbol, Perform  
Simulation and Plot the Output Wave Forms**

*Prepared by*

Student Name : Md. Raisul Islam Rifat

Student ID : 1902081

Section : X

Group No. : X<sub>1</sub>

Date of Experiment : 23/05/2024

Date of Submission : 02/06/2024