



Chittagong University of Engineering and Technology

Department of Electrical and Electrical Engineering

EEE 476: VLSI Technology Sessional

Experiment Number – 2

Experiment Name: Create the Layout of a 2 - input NAND Gate, perform Design Rule Check (DRC), Layout Vs. Schematic (LVS) test, run RCX and perform Parasitic extraction.

Prepared by

Student Name : Md. Raisul Islam Rifat

Student ID : 1902081

Section : X

Group No. : X₁

Date of Experiment : 02/06/2024

Date of Submission : 06/06/2024