

Hardware Test Sheet

MSc in Digital Systems Engineering
Department of Electronics
University of York

Group Project



Contents

1	Test #.....	3
2	Tester name:.....	3
3	Test date start:.....	3
4	Test date finish:	3
5	UUT typology (VHDL entity / custom IP / subsystem)	3
6	UUT name	3
7	Hardware block design screenshot	3
8	Objective of test	3
9	Testbench description / test strategy overview:.....	3
10	Test results:.....	4
11	Observations:	5
12	Grade (pass/fail):.....	5
13	Hardware manager approval signature:.....	5

1 Test #1

2 Tester name: Simone Ledda


3 Test date start: 06-07

4 Test date finish: 07-07

5 UUT typology (VHDL-entity / custom IP / subsystem)

6 UUT name: SERDES_INTERFACE

7 Hardware block design screenshot



8 Objective of test

1. Testbench the architecture and verify reset occurs correctly
2. Testbench inputs and outputs data is as expected
3. Testbench timing of the control signals



The following test is ran in compliance with the V-model testing strategy

9 Testbench description / test strategy overview:

The testbench aims to reset correctly the IP, but also to correctly parallelize ADC_SDATA audio frames as well as serializing FIFO_RD_BUS samples.

To achieve this and ensure only left channel samples are involved, it was chosen to operate as follows

Samples being fetched on FIFO_READ_BUS carry two different samples as well to test the correct operation of mono to stereo converter entity. When the left channel is being sent the bus lines are loaded with 0x123456, instead on right channel there's 0x654321. The IP will have to send only 0x123456 on both channels. In reality this is an even augmented test environment since FIFO's samples will not change on right channels because the FIFO will not be reached by the read enable signal, but this test shows furthermore that the FSM is not seeing the wrong sample either because it's fed an internally stored sample (0x123456) stored in the mono to stereo entity register.



11 Observations:

The IP fires instructions simultaneously as expected, it also needs to be tested on hardware as the starting point of our application's datapath. The first next test will be a buffering test.

12 Grade (pass/fail):

PASS

13 Approval signatures



Recoverable Signature

X *M. Reynolds*

Matt Reynolds

Hardware Manager

Signed by: 645892a3-94a8-42ef-8ccc-0fe12b98ad6a



Recoverable Signature

X *Simone Ledda*

Simone Ledda

Test Manager

Signed by: afcb6896-9ce1-4821-8979-577ea3a903e5