

蛍光表示管製品規格

VACUUM FLUORESCENT DISPLAY SPECIFICATION

形名 Type No.

16-SD-13GINK

双葉香子工堂株式会社

電子部品事業部 電子管技術グループ ENGINEERING GROUP, ELECTRON TUBE ELECTRONIC COMPONENTS DIVISION FUTABA CORPORATION

用 途:Application

STB

外形寸法:Outer Dimension

100.0 (L) \times 16.2 (W) \times 6.1 (T) mm

Cadmium Free Phosphor, Lead Free Solder

発 光 色: Color of Illumination Green (G. x=0.24,y=0.41)

絶対最大定格: Absolute Maximum Rating

Г		項	目	•	Item		Symbol	Terminals	F	Rating		Unit
-	フィラメ	ント	電圧	:Filament		*1	Ef	F1-F2	1	5.0		Vac
1	ュジック	雷源			ply Voltage	*3,*4	VDD	VDD	-0.3	~ 6.	0	Vdc
					oply Voltage	*3	VH	VH	-0.3	~ 4		Vdc
_				:Logic Inpu			VIN	SI,CLK,LAT,BK	-0.3	~ V _{DD}		
-	保 存	温	度		emperature		Tstg	_	-55	~ +	80	$^{\circ}$

絶対最大定格:瞬時たりとも超えてはならない規格であり、此れを超えた場合恒久的な機能障害を発生する可能性があります。 Absolute Maximum Condition: The value shall not be exceeded in any conditions. Permanent damage to VFD may be expected.

推奨動作条件:Recommended Operating Condition

111 / 11 11 11 11 11 11 11 11 11 11 11 1	E大男 大 Treeommended Operating Condition										
項目	: Item		Symbol	Min.	Typ.	Max.	Unit				
フィラメント電 圧	:Filament Voltage	*1	Ef	3.78	4.2	4.62	Vac				
ドライバ 電源電圧	:Driver Supply Voltage	*3	Vн	32	36	40	Vdc				
ロジック電源電圧	:Logic Supply Voltage	*3	Vdd	4.5	5.0	5.5	Vdc				
Hレベル入力電圧	:H-Level Input Voltage		Vih	$V_{DD} \times 0.8$		Vdd	Vdc				
Lレベル入力電圧	:L-Level Input Voltage		VIL	0		$VDD \times 0.2$	Vdc				
カットオフバイアス	:Cut-off Bias	*2	Ek	5.0	_	7.5	Vdc				
動作温度	:Operating Temperature		Topr	-20		+70	°C				

内部クロック動作特性:Characteristics of Internal Clock Circuit

			14 1774 0			0110011			
		項	_ 目	:	Item	Symbol	条件:Condition	Тур.	Unit
Ī	自己発	信周	波数	:Internal (Clock Frequency	f_{OSC}	V _{DD} =5.0V	2.4	MHz
Ī	表示フレ	ーム)	司波数	:Display F	Frame Frequency	f_{FR}	$R_{OSC}=16k \Omega$	586	Hz

推奨動作条件:信頼性、品質を確保できうる範囲(寿命はTyp.値が最適値です。)

Recommended Operating Condition: Quality and reliability can be assured in this condition.

(Typ.condition is the most optimized value on the life time.)

- *1 AC50、60Hzまたは30kHz以上の実効値。50Hz,60Hz or > 30kHz r.m.s.
- *2 フィラメントトランスのセンタータップに印加する。Ek is applied to the center tap of the filament transformer.
- *3 電源シーケンス Power Supply Sequence

VHを印加中はVDDを4.5~5.5Vの間でご使用下さい。

VDD should be 4.5 to 5.5V when applying VH.

電源投入時はVDDとVHを同時、またはVDDを投入した後にVHを投入下さい。

VH and VDD should be on at the same, or VH should be on after VDD is on.

電源遮断時はVDDとVHを同時、またはVHを遮断した後にVDDを遮断下さい。 VH and VDD should be off at the same,or VDD should be off after VH is off. VH VDD 電源シーケンス Power Supply Sequence

*4 VHを印加中は推奨動作条件でご使用下さい。Recommended Operating Condition should be used when applying VH.

本製品は半導体製品ですので静電気のお取り扱いには十分ご注意お願いします。

The VFD is built with C-MOS Ics. Precautions should be taken to minimize the possibility of static charges.

本規格と異なる使い方をされる場合、品質、信頼性を確保出来ない場合がありますので事前にご相談下さい。

Since deviation from this specification may generate quality or reliability concerns, please consult to FUTABA prior to use.

この仕様書の内容はお断りなく変更することがありますのでご了承下さい。

This specification is subject to change without notice.

電気的特性:Electrical Characteristics

指定がない場合は、推奨動作条件のTyp値、全点灯、 f_{CLK} =0.5MHz、PGND=LGND=0Vとする。

Unless otherwise specified, The test condition should be Typ value of recommended condition and all segments on,

 f_{CLK} =0.5MHz,PGND=LGND=0V.

項目 : Item	Test Co	ondition	Symbol	Min.	Тур.	Max.	Unit.
フィラメント電流 Filament Current	$\begin{array}{c} Ef = \\ V_H = V_{DD} = 0V \end{array}$	4.2 Vac	If	50	55	61	mAac
ロジック電源電流 Logic Supply Current		.ht.lar	IDD		_	5.0	mA
ドライバ電源電流		点灯 ments on	IH(AVG)	_	5.0	10	mA
Driver Supply Current				_	6.0	12	mA
Hレベル入力電流 H-Level Input Current	VIN=VDD	CS,DA,CP,	IIH		_	5	μΑ
Lレベル入力電流 L-Level Input Current	V _{IN} =0V	RESET	IIL	_	· —	-5	μΑ
	Ef = VDD =	4.2 Vac 5.0 Vdc	L(G.)	440	880	_	cd/m ²
	VH = *(Ek =	36 Vdc 5.0)	L()	·	,	_	cd/m ²
	Dimming = (Duty =1/1	240/255 7)	L()			-	cd/m ²
輝 度 Luminance			L()			-	cd/m ²
	tp → ←	ON	L()			_	$\mathrm{cd/m}^2$
Approximate L		VH	L()			_	cd/m ²
輝度比 Luminance Ratio between Digits	T _{Ek}	Filament Level OFF	<u>Lmax</u> Lmin	_	_	2	


^{*()}内は、センタータップを接地した場合である.

The value in *() is shown for the center tap grounded.

●機能表:Function Table

TX HE AX . I UNICTION I able			
機能	記号	入力/出力	内容
Function	Symbol	Input/Output	Description
シフトクロック入力端子	СР	入力	CPの立ち上がりでシリアルデータがシフトします。
Shift Clock Input		Input	Serial data is shifted on the rising edge of CP
シリアルデータ入力	DA	入力	LSB側より入力します。
Serial Data Input		Input	Input from LSB.
テスト端子 A Test Pin A	TSA	_	オープンにして下さい。 Leave this open. This is for factory use.
テスト端子 B Test Pin B	TSB	_	L-GNDに接続して下さい。 Connect it with L-GND.
チップセレクト入力端子	CS	入力	CSをハイレベルにするとデータのシリアル転送が禁止されます。
Chip Select Input		Input	Serial data transfer is disabled when CS pin is "H" level.
リセット入力端子 Reset Input	RESET	入力 Input	RESETをローレベルにすると全ての機能を初期化します。 "Low" initializes all the functions. 初期状態リセット機能を参照して下さい。 For an initial status, see Reset Function
自己発振用端子 Pin for self-oscillation.	OSC	入力/出力 Input/Output	自己発振用端子です。 (外部からクロックを与えて使用しないで下さい。) V _{DD} Pin for self -oscillation. (Do not apply external clocks to these pins) R _{OSC} SC OSC OCO Connect this pin to resisitor. R _{OSC} =16KΩ
ロジック電源端子	VDD	入力	ロジック回路のための電源端子
Logic Supply Pin		Output	Power Supply pin for Logic Circuit
ドライバ電源端子	VH	入力	ドライバのための電源端子
Driver Supply Pin		Input	Power Supply pin for Driver Output
ロジックグランド端子	LGND	入力	ロジックのグランド
Logic GND Pin		Input	GND for Logic Circuit
パワーグランド端子	PGND	入力	VHのグランド
Power GND Pin		Input	GND for VH Circuit
フィラメント端子	F1,F2	入力	フィラメント電圧入力端子
Filament Pin		Input	Filament Voltage input
ノーピン No Pin	NP	- .	NP部にはピンはありません。 There is no pin.
ノーエクステンド No Extend Pin	NX		ノーコネクションのピンです。 There is no connection.

接続回路(例)



注1)直流抵抗RHは電流制限用の抵抗です。CH,CDDはノイズフィルター用のパスコンです。

Note1)The series resister RH is resister for limitation of over current.CH and CDD is the capacitors for noise filter to the VH and VDD.

注2)本製品はICを含むデバイスです。ICの破壊モード(ショートモード)に対応する回路設計を推奨します。 Note2)This product is the device with built—in IC. The design of the PWB should be considered for the destructive mode (short mode) of IC.

Timing condition

The timing condition for serial transfer is shown below.




Fig. 2-2-1 Timing Condition of Serial Data Transfer




Fig. 2-2-2 Timing Condition of Serial Clock

Table 2-1 Timing Condition

Item	Symbol	Condition	Min	Тур	Max	Unit
CP frequency	fclk	_	1	_	0.5	MHz
CP pulse width	tCPW	_	(700)	_	-	ns
Time needed between CS and CP	tCS-CP	_	(1000)	_	_	ns
Time needed between CP and CS	tCP-CS	_	(1000)	_	_	ns
Time to wait CS	tCSW	oscillating	(1000)	_	_	ns
Time to process data	tDOFF	oscillating	(2000)	_	_	ns
Time to set up data	tDS	_	(300)	_		ns
Time to hold data	tDH	_	(300)	_	_	ns

Commands

1. List of commands.

Table 1 shows the list of commands.

Table 1 Commands

Command	MSI	3	1s	t By	⁄te			LSB	MSI	3	2n	d B	yte			LSB]
Command	В7	В6	В5	B4	В3	B2	B1	B0	В7	В6	В5	В4	В3	B2	В1	В0	
DCRAM_A DATA WRITE	0	0	1	X4	Х3	X2	X1	X0	C7	C6	C5	C4	C3	C2	C1	C0	
									*	D30	D25	D20	D15	D10	D5	D0	2nd Byte
									*	D31	D26	D21	D16	D11	D6	D1	3rd Byte
CGRAMDATA WRITE	0	1	0	*	*	Y2	Y1	Y0	*	D32	D27	D22	D17	D12	D7	D2	4th Byte
								l	*	D33	D28	D23	D18	D13	D8	D3	5th Byte
									*	D34	D29	D24	D19	D14	D9	D4	6th Byte
ADRAM DATA WRITE	0	1	1	X4	Х3	X2	X1	X0	*	*	*	*	E3	E2	E1	E0	
URAM DATA WRITE	1	0	0	*	*	U2	U1	U0	8G	7G	6G	5G	4G	3G	2G	1G	
OWN DATA WATE	`	Ů	Ů	*	^	02	01	00	16G	15G	14G	13G	12G	11G	10G	9G	
DIGIT SET OF DISPLAY TIMING	1	1	1	0	0	0	*	*	UV	F6	F5	F4	F3	F2	F1	F0	
DIMMING SET	1	1	1	0	0	1	*	*	H7	Н6	H5	H4	Н3	Н2	Н1	H0	
DISPLAY LIGHT ON/OFF	1	1	1	0	1	0	LS	HS	*	*	*	*	*	*	*	*	
STAND-BY MODE SET	1	1	1	0	1	1	*	ST	*	*	*	*	*	*	*	*	

Notes:

*=Not Relevant.

Xn=Duty Timing (Digit) Address Set, n=0 to 4.

Cn=CGRAM/CGROM Character Code Bit, n=0 to 7.

Yn=CGRAM Address Bit, n=0 to 2.

Dn=CGRAM Character Code Setting, n=0 to 34.

En=Segment Pin Setting, n=0 to 3.

Un=URAM Address Set, n=0 to 2.

Gn=Grid ON/OFF Setting, n=1 to 16.

Fn=Number of Digits Set, n=0 to 6.

UV="1": Universal Function Enable. UV="0": Universal Function Disable.

Hn=Dimming Quantity Setting, n=0 to 7.

HS="1": All Output (Anode, Segment) Data="H". HS="0": Normal Mode.

LS="1": All Output (Anode, Segment) Data="L". LS="0": Normal Mode.

ST="1": Stand-by Mode. ST="0": Normal Mode.

In case of continuous data write-in to RAM (DCRAM, CGRAM, ADRAM, URAM, etc.), it is not necessary to specify the first byte of the second and later bytes, because the addresses are automatically incremented internally.

Note: There is no guarantee for any operation resulted from the setting using other commands listed above.

* The type isn't used in all lights ON.

2 Description of commands

2.1 DCRAM data write command

The DCRAM (data control RAM) has a 5-bit address to store the character codes of the CGROM and the CGRAM. The character codes specified by the DCRAM are converted into the character pattern of 5x7 dot matrix via the CGROM or the CGRAM.

To write-in the DCRAM, specify the DCRAM address and write-in the character codes of the CGROM and the CGRAM. For the setting relationship of the DCRAM address to the display timing, refer to section 2.4, Display timing set command. The command format is shown below.

[Command Format]

(2nd)

MSB LSB	
1st byte 0 0 1 X4 X3 X2 X1 X0 (1st)	The DCRAM data write mode is selected and the DCRAM address is specified. (Ex. The DCRAM address 0H is specified.)
MSB LSB	
B7 B6 B5 B4 B3 B2 B1 B0	The CGROM and CGRAM character codes are
2nd byte C7 C6 C5 C4 C3 C2 C1 C0	specified. (The specified character codes are written
(0-1)	1

● To continuously specify the CGROM and CGRAM character codes, specify character codes only as shown below. As the DCRAM addresses are automatically incremented, it is not necessary to specify the first byte. Addresses are specified from 00H to 17H incrementing 1 by 1. It is possible to continuously transfer up to 24 addresses.

into the DCRAM address 00H.)

$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	The CGROM and CGRAM character codes are specified. (The data are written into the DCRAM address 01H.)
MSB	The CGROM and CGRAM character codes are specified. (The data are written into the DCRAM address 02H.)
MSB LSB B7 B6 B5 B4 B3 B2 B1 B0 25th byte C7 C6 C5 C4 C3 C2 C1 C0 (25th)	The CGROM and CGRAM character codes are specified. (The data are written into the DCRAM address 17H.)
MSB	The CGROM and CGRAM character codes are specified. (The data are written into the DCRAM address 00H.)

X0(LSB) ~X4(MSB): DCRAM address (5 bits: 24 characters)


 ${\rm CO\,(LSB)}\!\sim\!{\rm C7\,(MSB)}$: CGROM and CGRAM codes (8 bits: 256 characters)

2.2 CGRAM data write command


The CGRAM (character generator RAM) has a 3-bit address to store character Patterns of 5x7 dot matrix. Character patterns stored in the CGRAM can be outputted by specifying the character code (address) of DCRAM. The CGRAM addresses are assigned from 00H to 07H. (The other addresses are all for CGROM.) The CGRAM can store 8 types of character pattern.

The CGRAM can be written-in by specifying its address.

The command format is shown below.



lacktriangle To continuously specify character pattern data, specify the character pattern data only as shown below. As the DCRAM addresses are automatically incremented, it is not necessary to specify the first byte. The character pattern data of the 2nd to the 6th byte are considered as one data. The time between bytes t_{DOFF} is 2us(min).



 $Y0(LSB) \sim Y2(MSB)$: CGRAM address (3 bits: for 8 characters)

D0(LSB)~D34(MSB): character pattern data (35 bits: 35 outputs for a digit)

*: Don't Care

(5th)

(6th)

[Setting relationship of CGRAM Addresses]

HEX	Y2	Y1	Y0	Specified CGRAM
0	0	0	0	RAM00 (00H)
1	0	0	1	RAM01 (01H)
2	0	1	0	RAM02 (02H)
3	0	1	1	RAM03 (03H)
4	1	0	0	RAM04 (04H)
5	1	0	1	RAM05 (05H)
6	1	1	0	RAM06 (06H)
7	1	1	1	RAM07 (07H)

[Setting relationship CGRAM Outputs]

D0	D1	D2	D3	D4
D5	D6	D7	D8	D9
D10	D11	D12	D13	D14
D15	D16	D17	D18	D19
D20	D21	D22	D23	D24
D25	D26	D27	D28	D29
D30	D31	D32	D33	D34

 The setting relationship of CGRAM outputs may vary depending on the VFD product.

2.3 ADRAM data write command

The ADRAM (Additional Data RAM) has a 5-bit address to store data.

The signal data specified by the ADRAM is directly outputted. The ADRAM stores up to 4 output patterns (AD1 to AD4) for each digit.

To write the ADRAM data, specify the ADRAM address before writing-in data.

Please refer to the Page8 anode connection for the position of set ADRAM address and display timing. The command format is shown below.

[Command Format]

To select the ADRAM data write and to specify the ADRAM address.

(Ex: To specify the ADRAM address 00H.)

To specify the signal data.

(Ex: To write-in the data to the ADRAM address 00H.)

●To continuously specify the signal data, specify the character codes only as shown below. Since the ADRAM addresses are automatically incremented, it is not necessary to specify the 1st byte.

Addresses are specified from 00H to 17H incrementing 1 by 1.

To specify the signal data.

(The data is written into the ADRAM address 01H.)

MSB LSB B2 B7 В6 B4 В3 B1 B0 B54th byte * * * E3 (4th)

To specify the signal data.

(The data is written into the ADRAM address 02H.)

To specify the signal data.

(The data is written into the ADRAM address 17H.)

MSB LSB B7 B6 B5 B4 B3 B2 B1 B0 26th byte * * * * E3 E2 E1 E0 (26th)

To specify the signal data.

(The data is written into the ADRAM address 00H.)

X0(LSB)~X4(MSB): ADRAM address (5-bit) E0(LSB)~E3(MSB): AD1~AD4 output data

0: output OFF

1: output ON

*: Don't Care

2.4 Display timing set command

The display timing command sets the display timing including the universal timing using 8-bit data. When the power is supplied or the RESET signal is inputted, the value is set to the initial value (1G to 16G). Be sure to execute this command before turning on the display light. Then, set the fixed value for each VFD. For the set value, refer to the individual VFD specification. The command format is shown below.

[Command Format]

	MSB											
	B7	B6	B5	B4	В3	B2	B1	B0				
1st byte	1	1	1	0	0	0	*	*				
(1st)							-					

To select the display timing set.

MSB									
_			B5					~ •	
2nd byte	UV	F6	F5	F4	F3	F2	F1	F0	
(2nd)									

To select the display timing set and the universal timing enable/disable.

	Set data (F3~F0)			Set timing (Child sutnut used)
F3	F2	F1	F0	Set timing (Grid output used)
0	0	0	0	T1(1G)
0	0	0	1	T1(1G)~T2(2G)
0	0	1	0	T1(1G)~T3(3G)
0	0	1	1	T1(1G)~T4(4G)
0	1	0	0	T1(1G)~T5(5G)
0	1	0	1	T1(1G)~T6(6G)
0	1	1	0	T1(1G)~T7(7G)
0	1	1	1	T1(1G)~T8(8G)
1	0	0	0	T1(1G)~T9(9G)
1	0	0	1	T1(1G)~T10(10G)
1	0	1	0	T1(1G)~T11(11G)
1	0	1	1	T1 (1G)~T12(12G)
1	1	0	0	T1(1G)~T13(13G)
1	1	0	1	T1(1G)~T14(14G)
. 1	1	1	0	T1(1G)~T15(15G)
1	1 1	111111	::::1:::::	T1(1G)~T16(16G)

☆

Set data (UV,F6~F4)			4)	Set timing (Grid output used)				
UV	F6	F5	F4					
0	*	*	*	Universal display timing (T17~T24) is not used.				
1	0	0	0	T17 (Grid output follows the URAM setting.)				
1	0	0	1	T17 \sim T18 (Grid output follows the URAM setting.)				
1	0	1	0	T17 \sim T19 (Grid output follows the URAM setting.)				
1	0	1	1	T17 \sim T20 (Grid output follows the URAM setting.)				
1	1	-0	0	T17~T21 (Grid output follows the URAM setting.)				
1	1	0	1	T17~T22 (Grid output follows the URAM setting.)				
1	1	1	0	T17~T23 (Grid output follows the URAM setting.)				
1	1	1	1	T17~T24 (Grid output follows the URAM setting.)				

*: Don't Care

☆The command of 16-SD-13GINK as below.

UV	F6	F5	F4	F3	F2	F1	F0
0	*	*	*	1	1	1	1

2.5 URAM control set command

The URAM (Universal Data RAM) has a 3-bit address to store the grid output data in the universal timing mode. The output data specified by the URAM is directly outputted in the universal mode. The URAM stores the output pattern of 16 grids for each timming. For the setting to the URAM, refer to the individual VFD specification, because setting values are fixed for each VFD. To write the URAM, specify the RAM address frist, then write—in the grid output data. The command format is shown below.

[Command Format]

MSB	LSB	
1st byte B7 B6 B5 B5 C1 C1 C1 C1 C2 C2 C3 C4 C4 C4 C4 C4 C4 C4	B4 B3 B2 B1 B0 * * U2 U1 U0	To select the URAM data write—in and the UDRAM address. (Ex: The URAM address 00H is specified.)
MSB B7 B6 B5 2nd byte 8G 7G 6G (2nd)	LSB B4 B3 B2 B1 B0 5G 4G 3G 2G 1G	To write-in the grid output data of 1G to 8G. (The data is written-into the URAM address 00H.)

	MSB	LSB	
	B7 B6 B5 B4 B3 B2 B1		To write-in the grid output data of 9G to 16G.
	16G15G14G13G12G11G10G	9G	(The data is written-into the URAM address 00H.)
(3rd)			

ullet To continuously specify the output data, specify the grid output data only as shown below. As the URAM addresses are automatically incremented, it is not necessary to specify the first byte. The specified addresses are specified from 0H to 7H incrementing 1 by 1. Time between bytes (t_{DOFF}) is 2us(min).

	MSB	LSB	
		B4 B3 B2 B1 B0	To write-in the grid output data of 1G to 8G.
4th byte	8G 7G 6G	5G 4G 3G 2G 1G	(The data is written into the URAM address 01H.)
(4th)			

MSB LSB	
B7 B6 B5 B4 B3 B2 B1 B0	To write-in the grid output data of 9G to 16G. (The data is written into the URAM address 01H.)
5th byte 16G15G14G13G12G11G10G 9G (5th)	(The data is written into the Orani address off).)

U0(LSB)~U2(MSB): URAM address (3 bits)
1G~16G: grid output data 0: output OFF 1: output ON
*: Don't Care


●URAM address

Cita iivi addi ess										
T:: N.	UR	RAM addr	ess	Remarks						
Timing Name	U2	U1	U0	Remarks						
T17	0	0	0	Don't use						
T18	0	0.	1	Don't use						
T19	0	1	0	Don't use						
T20	0	1	1	Don't use						
T21	111	0	0	Don't use						
T22	11	0	1	Don't use						
T23	1	1	0	Don't use						
T24	1	1	1	Don't use						

2.6 Dimming data write command

Brightness can be controlled in 240 levels using 8-bit data by setting the dimming data write command. When the power is supplied or the RESET signal is inputted, the register value is set to 0. Be sure to execute this command before turning on the display light. Then set the desired value.

[Command Format]



H0(LSB)~H7(MSB): dimming data (8 bits: for 240 levels)

* : Don't Care

[Relationship between the dimming data and the dimming status]

H7	H6	H5	H4	НЗ	H2	H1	H0	Dimming data	Remarks
0	0	0	0	0	0	0	0	0/255	Initial value (*)
0	0	0	0	0	0	0	_1	1/255	
0	0	0	0	0	0	1	0	2/255	
•	•	•	•	•	•	•	٠	•	
	•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	. •	
1	1	1	0	1	1	1	1	239/255	
1	1	1	1	0	0	0	0		
1	1	1	1	0	0	0	1		
•	•	•	•	•	•	•	•	240/255	
·	•	٠	•	•	•	•	•	Z40/Z33	
•	•	•	•	•	•	•	•		
1	1	1	1	1	1	1	1		

^{*} The status when the power is supplied or the RESET signal is inputted.

2.7 Display light ON/OFF set command

The display light ON/OFF set command are used to turn on all the display lights or turn them off. The all display lights OFF mode is mainly used for blinking or protecting the display from any misoperation to be aused when the power is supplied. The command format is shown below.

[Command Format]

	MSB	MSB									
	_B7	В6	В5	B4	В3	B2	B1	B0			
1st byte	1	1	1	0	1	0	LS	HS			
(1ct)											

To select the all display light ON/OFF and specify operation.

LS,HS: display operation data.

* : Don't Care.


•Set value and display status

LS	HS	Display status	Remarks
0	0	Normal operation	
1	0	All display lights OFF	* The status when the power is supplied or the RESET signal is inputted.
0	1	All display lights ON	Don`t use it.
1	1	All display lights ON	Don't use it.

2.8 Stand-by mode command

The setting of the Stand-by mode command saves the power while the display is in the standing-by mode. The command format is shown below.

[Command format]



ST: Stand-by setting bit 0: normal operation mode, 1: stand-by mode.

*: Don't Care

2.8 CGROM codes

Table 2 CGROM Codes (General-purpose code: 07)

MSB								·	l					1		
LSB	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
0000	RAM0															
0001	RAM1															
0010	RAM2															
0011	RAM3															
0100	RAM4															
0101	RAM5															
0110	RAM6															
0111	RAM7															
1000																
1001																
1010																
1011																
1100																
1101																
1110																
1111																

^{*} The addresses 00H to 07H are for the CGRAM address.

2.9 Initial value at the time reset

The initial value when the RESET signal is input is shown in Table 3.

Table 3 The initial value when the RESET signal is input

NI.		r 1
NO.	Set to	Initial value
1	DCRAM	DCRAM Address=00H ALL DCRAM Data=20H
2	CGRAM	CGRAM Address=00H ALL CGRAM Data=00H
3	ADRAM	ADRAM Address=00H ALL ADRAM Data=00H Segment OFF (AD1~AD4 OFF)
4	URAM	URAM Disable URAM Address=00H ALL URAM Data=00H Grid OFF (1G~16G OFF)
5	Number of Digit Set	$F3 \sim F0 = "1111" F6 \sim F4 = "000"$ UV="0" (Universal Function OFF)
6	Dimming Set	0/255
7	Display Light Set	LS="1" HS="0" (Display all off)
8	Stan-by Mode	ST="0" (Normal Mode)

Flowchart of Commands

1 Basic flowchart of commands

The flowchart below shows the basic flow of commands from the time when power is turned on to the time when the display lights up. After the power is turned on, the values in 2 and 3 are set to the fixed value for each VFD used. Refer to the individual specification for the fixed value.




Fig. 4-1-1 Basic Command Flowchart

Note) For escaping error performance from noise, please regularly refresh and reset command entirely since initial set.

Power-ON reset control

1 Power-ON reset circuit

For the power—on resetting, connect the resistor Rrst between the terminal to the logic power supply and the terminal to the system reset signal input, and the capacitor Crst between the RST terminal and the GND terminal. An example of the circuit connection is shown below.




Fig.1 Power-ON reset circuit

2 Timing chart of resetting

Input the reset signal according to the figure shown below. Be sure not to transfer commands immediately after the reset signal is inputted. Because the command transferred before the definition of the internal status of the circuit may cause malfunction. Besides that, the value of tRST varies depending on the externally built parts. It is recommended to transfer the command after allowing sufficient time for the IC to be defined. For the initial value after resetting, refer to the section 2.9




Fig. 2 Timing chart for resetting

Table 4 Time for Power-ON reset


項目 : Item	記号 SymAol	Min	Тур	Max	単位 Unit
リセットパルス時間 Reset Pulse Width	tRST	15	1	1	μs
リセット後ウエイト時間 Ready Time after Reset	tReady	2	1	-	ms

election	ADRAM	Note2	*	*	*	*	*	*	*																
Codes selection	DCRAM	Note1	Note1	Note1	Note1	Note1	Note1	NoteI	Note1	Notel	Note1	Note1	Note1	Note1	Note1	Note1	Notel	*	*	*	*	*	*	*	
	16G	Γ	Ĺ	Г	Γ	Ţ	L	Г	Г	Г	Ţ		L	Γ	T	Γ	Η								J
	15G	Т	Г	Г	Г	Т	Γ	Г	Т	Т	r	Т	Г	Г	Γ	Ξ	L								
	14G	Г	Γ	Г	Г	Т	Т	Ţ	Т	Т	7	Ţ	Г	T	Н	Г	Г								
rid	13G	Г	Г	Г	Г	Т	Т	Т	Т	Г	Г	Г	Г	Η	Γ	L	Г								
g of G	12G	Д	Γ	Γ	Γ	Ţ	Γ	Γ	Т	Γ	Г	ľ	Η	L	Γ	Γ	Г								
timin	11G	Γ	Г	Γ	Γ	7	r	Γ	Γ	L	Ţ	Ή	L	Γ	Г	Γ	Γ								
ON/OFF timing of Grid	10G	Γ	Γ	Γ	Γ	Γ	Γ	Г	Г	Γ	Η	Γ	Γ	Γ	Γ	Г	Г				9	ry he.			
	96	L	L	Г	L	Т	Т	Г	Γ	Н	Γ	Г	Г	L	Г	Γ	L				Don't use it on this time	SIII CIIIS			
オフタイミング	8G	L	Г	Г	Г	Γ	Т	Г	Ξ	L	L	L	Г	L	Г	L	Γ				::	n ner			
オフタ	52	Г	Г	Г	Γ	Г	Г	I	Γ	Г	L	L	Γ	L	Γ	Г	Γ	•			, 4, 4	1 100			
\	99	Γ	Γ	L	Ţ	נו	Ξ	L	Γ	Γ	ب	ľ	L	Γ	L	ľ	Γ					•			
グリッドのオン、	5G	Γ	Γ	Г	Γ	Ξ	L	T	Т	Γ	7	Г	Γ	Γ	Γ	Γ	Γ								
グリ	4G	Γ	L	L	Ξ	L	L	Г	T	Γ	L	r	Г	Г	Γ	Г	Г								
	3G	L)	Γ	Ξ	Γ	7	Г	Γ	Γ	Г	L	Γ	Γ	Γ	Γ	L	L								
	2G	7	Ή	L	Γ	T	ľ	Г	Γ	Γ	ľ	ľ	Ĺ	L	L	L	Г								
	1G	Ξ	L	Ľ	Γ	T	Ľ	Γ	Г	Γ	r	Ţ	Γ	Γ	L	L	Г								
DCRAM/	ADRAM/GSRAM address	H00	01H	02H	H20	04H	H20	H90	HL0	H80	H60	HV0	0BH	HD0	HQ0	0EH	0FH	H01	11H	12H	13H	14H	15H	16H	
スキャンタイミング	Grid Scan Timing		T2	T3	T4	T5	T6	L7	T8	L6	T10	T11	T12	T13	T14	T15	T16	T17	T18	T19	T20	T21	T22	T23	

Note1 Set random code by CGROM code.


Note2 Set the standard pattern by CGRAM codes. Set CGRAM by P8.

*: Don't Care.



(unit in mm)
16-SD-13GINK
OUTER DIMENSION

PIN NO. 1234567890123456789012345678901234567890123455789012345
. С С С
F F N N N N N N N N N N N N N N N N N N
) F1, F2
2) NP No pin 3) DL Datum Line
XN (
) LGND
) PGND Power GND pin
VDD Logic Volta
) VH High Voltage Supply
) CP Shift Register Cloc
) UA Seriai Data) TSA,B Test pin
. <u>CS</u>
) <u>RESET</u> Reset Input
OSC (
) Solder composition is Sn-3Ag-0.5




DETAIL LUMINATION 13GINK m m <u>_</u> PATTERN I 16-SD-(unit t'Ō . <u>Q</u>

0.2

Þ

Ō

 \bigcirc



ANODE CONNECTION

7117000	CONNECTION
	16G~1G
DØ	1-1
D1	2-1
D2	3-1
D3	4-1
D4	5-1
D5	1-2
D6	2-2
D7	3-2
D8	4-2
D9	5-2
D10	1-3
D11	2-3
D12	3–3
D13	4-3
D14	5–3
D15	1-4
D16	2-4
D17	3-4
D18	4-4
D19	5–4
D20	1-5
D21	2-5
D22	3-5
D23	4-5
D24	5-5
D25	1-6
D26	2-6
D27	3-6
D28	4-6
D29	5-6
D30	1-7
D31	2-7
D32	3-7
D33	4-7
D34	5-7
AD1	B1

16-SD-13GINK ANODE CONNECTION

Vacuum Fluorescent Display Quality Inspection Standard <u>蛍光表示管品質判定基準</u>

General 一般

This standard should be adapted to the VFD quality inspection. 本仕様書は蛍光表示管の品質検査規格に適用される。

Inspection Condition 検査条件

Item	Condition
①VFD Operating Condition. VFD 駆動条件	Typ. Recommended Condition 推奨TYP. 駆動条件
②Inspection Aide 検査付帯条件	The inspection is to be performed with Futaba standard filter*1 or a applicable customer's filter and unaided eyes from 30cm distance under brightness of 90-110 lx. Futaba標準フィルター*1または顧客指定フィルターを通して30cmの距離から、90-110 lx の周囲照度にて、目視判定する。
③Defect Point Definition 不良点の測定方法	$a \qquad \qquad \phi S = \frac{a+b}{2}$

Limit sample should be provided upon mutual agreement by both parties when necessary. 限度見本は必要に応じ、両者協議の上設定するものとする。

Note *1

Futaba standard filter 双葉標準フィルター


Standard filter Type No. Manufacturer Application 標準フィルター 型名 メーカー 用途 Home Appliance Automotive 民生 車載 Office machine Consumer Audio 事務機 家電用 VTR 音響 MITSUBISHI RAYON Gray smoke 0 O 0 #530 三菱レーヨン製 グレイスモーク DIATEC Wine red O PZ-1123-R (株)ダイヤテック製 ワインレット゛

> 形名 Type No. 16-SD-13GINK__

Individual Quality Standard 個別品質基準

	individual Quality Standa	
Item 項目	Phenomena 現象	Criterion 判定基準
①Foreign Particles・ Black Spot・ Printing Error 異物・黒点・	Spots(Black spot) on the lighted segment due to dirt or dust. セグメントの斑点状の発光ムラ(黒点)。 Partial irregularity on a segment.	1.A black spot of over 0.3 mm is counted as defected point. $s=0.3$ mmを超える物は不良とする。 2.In case of spot size is over 0.2 mm,less than 0.3 mm,one spot on the same segment, or maximum 3 spots in a display is to be allowed. 0.2 mm以上 0.3 mm以下は、セグメントに1箇まで、全セグメントに3箇所までを良品とする。 3.A spot of less than 0.2 mm should not be counted as defect point. 0.2 mm未満の物は個数に拘わらず良品とする。 1.Acceptable size of irregularities with respect to
②Irregularity of segment shape by printing error. セグメント凹凸・ 印刷不良	セグメント形状の部分的凹凸	the segment width(L). セグメント幅(L)に対する凹凸の許容寸法。 a=0.3mm max., b=0.3mm max.,acceptable. a=0.3mm 以下、b=0.3mm 以下を良品とする。 2.In case of the (L) below 0.5mm wide,the acceptable irregularities is a=1/2max. of the segment width(L). 尚、セグメント幅(L)が0.5mm以下の場合は、 a≦1/2Lを良品とする。
③Uneven	Partial dark area on the lighted	No significant irregularity of luminance is acceptable.
luminance	segment.	著しい物は無き事。
輝度ムラ	発光面の部分的な輝度差	·
④Shaded Segment 字力ケ	Shaded area appeared on the edge of segments セグメント端部の半影	1.Shaded Segments up to 1/3 of the segment width are accepted. セグメント幅(L)の1/3までを良品とする。 2.In case of a segment below 0.5mm wide, the acceptable shaded segment should be up to 1/2 of the segment width. 但し、L≦0.5mmの場合は、1/2迄を良品とする。
⑤Extra lighting モレ発光	Undesirable lighting area or points, a star dust or a bright spot due like to extra phosphor particle. 発光パタン以外への蛍光体付着 による星屑状、輝点状の不要発光	Extra lighting which can be clearly observed through the specified filter should be judged as a defect. 指定フィルターを通して不要発光のはっきり判る物を不良とする。
⑥Scratch/Stain on/in glass ガラス傷・汚れ	A scratch,dent,or foreign particles such as stain,attached on the surface or the inside of the front glass. フロントガラス内面・表面のガラス面の傷、シミ等の異物付着	1.Scratch which can be clearly observed through the specified filter should be judged as defect. 指定フィルターを通して傷のはっきり判る物を不良とする。 2.The criterion for the dent and foreign particle are the same as the specified in ①. 打痕状の傷、異物等は、①頁と同等判定とする。
⑦Chip on the front glass and base plate ガラス欠け	For chip on the front glass and base plate,refer to the next page. ガラス欠けについては、次頁参照	Refer to the next page. 次頁参照

Criterion for the glass chip on the front glass or the base plate.



a: depth of chipping 欠けの奥行き寸法

b : length of chipping 欠けの長さ寸法

c : chipping size in relation to thickness of the side glass.

サイド板厚に対する欠け寸法

L: package width (length wide) パッケージ幅(長辺方向)

Judgment Criterion 判定基準

1) Chipping size Spec. 欠けの寸法規格(mm)

	VFD:a	FLVFD:a	b	С
L≦100	within the black frame 黒枠以内	3.0max.	10max.	1/3max.
L>100	within the black frame 黒枠以内	3.5max.	15max.	1/3max.

VFD : vacuum fluorescent display

蛍光表示管

FLVFD :Front Luminous Vacuum Fluorescent Display

前面発光型蛍光表示管

2)A chip with "a" less than 1mm should not be counted as defect point.
a寸法が1mm未満の場合は欠点としない。

- A chip area covered with sealing cement should not be counted as defect point. 封着前の欠けは、欠けの中に封着セメントが流入 していれば欠点としない。
- 4) Up to 3 chips within this specification in a same display to be allowed. 表示管全体で規格内の欠け数は3ケまで良品とする。