SSD1306

Advance Information

128 x 64 Dot Matrix OLED/PLED Segment/Common Driver with Controller

This document contains information on a new product. Specifications and information herein are subject to change without notice.

Aug 2010



Appendix: IC Revision history of SSD1306 Specification

Version C	•	Date
1.0 1	st release	3-Oct-07
1.1 1.	Revise typo 2. Revise command table	29-Apr-08
1.2 1.	Add Charge pump section 2. Add Advance graphic commands : 23h, D6h	07-Jul-09
1.3 1.	Revise Section 8.10 Charge Pump Regulator 2. Revise Section 12 DC Characteristics 3. Revise min. t _{AS} Address Setup Time in Table 13-2 to 5ns 4. Add Figure 10-7 Oscillator frequency setting 5. Update declaimer	07-May-10
1.4 1.	Replace SSD1306Z by SSD1306Z2 and add SSD1306Z2 into ordering information (P.7) 2. Add Power ON and OFF sequence with Charge Pump Application in section 8.9 (p.29)	13-Jul-10
1.5	Update Power on/off sequence with charge pump application in section 8.9 (p.29)	27-Aug-10

Solomon Systech Aug 2010 P 2/64 Rev 1.5 SSD1306

CONTENTS

1	GENERAL DESCRIPTION	7
2	FEATURES	7
3	ORDERING INFORMATION	7
4	BLOCK DIAGRAM	8
5	DIE PAD FLOOR PLAN	9
6	PIN ARRANGEMENT	12
6	6.1 SSD1306TR1PIN ASSIGNMENT	12
7	PIN DESCRIPTION	14
8	FUNCTIONAL BLOCK DESCRIPTIONS	16
8	8.1 MCU Interface selection	16
	8.1.1 MCU Parallel 6800-series Interface	
	8.1.2 MCU Parallel 8080-series Interface	
	8.1.3 MCU Serial Interface (4-wire SPI)	10
	8.1.5 MCU I ² C Interface	20
8	8.2 COMMAND DECODER	23
	8.3 OSCILLATOR CIRCUIT AND DISPLAY TIME GENERATOR	
	8.4 FR SYNCHRONIZATION 8.5 RESET CIRCUIT	
	8.6 SEGMENT DRIVERS / COMMON DRIVERS	
	8.7 GRAPHIC DISPLAY DATA RAM (GDDRAM)	
	8.8 SEG/COM DRIVING BLOCK	
8	8.9 POWER ON AND OFF SEQUENCE	
	8.9.1 Power ON and OFF sequence with External Vc	
o	8.9.2 Power ON and OFF sequence with Charge Pump Application	
Č	8.10 Charge Pump Regulator	3ນ
9	COMMAND TABLE	30
g	9.1 Data Read / Write	36
40		
10	COMMAND DESCRIPTIONS	37
1	10.1 Fundamental Command	37
	10.1.1 Set Lower Column Start Address for Page Addressing Mode (00h~0Fh)	
	10.1.2 Set Higher Column Start Address for Page Addressing Mode (10h~1Fh)	
	10.1.3 Set Memory Addressing Mode (20h)	
	10.1.5 Set Page Address (22h)	
	10.1.6 Set Display Start Line (40h~7Fh)	
	10.1.7 Set Contrast Control for BANK0 (81h)	
	10.1.8 Set Segment Re-map (A0h/A1h)	
	10.1.9 Entire Display ON (A4h/A5h)	40
	10.1.10 Set Normal/Inverse Display (A6h/A7h)	4∪ 4∩
	10.1.12 Set Multiplex Ratio (ASH)	40
	10.1.13 Set Page Start Address for Page Addressing Mode (B0h~B7h)	
	10.1.14 Set COM Output Scan Direction (C0h/C8h)	40
	10.1.15 Set Display Offset (D3h)	
	10.1.16 Set Display Clock Divide Ratio/ Oscillator Frequency (D5h)	43

www.LcdSoc.com

10.1.17	Set Pre-charge Period (D9h)	43
10.1.18	Set COM Pins Hardware Configuration (DAh)	44
10.1.19	Set Vcomh Deselect Level (DBh)	46
10.1.20	NOP (E3h)	46
10.1.21	Status register Read	46
10.1.22	Charge Pump Setting (8Dh)	46
10.2 G R/	APHIC ACCELERATION COMMAND	
10.2.1	Horizontal Scroll Setup (26h/27h)	47
10.2.2	Continuous Vertical and Horizontal Scroll Setup (29h/2Ah)	48
10.2.3	Deactivate Scroll (2Eh)	49
10.2.4	Activate Scroll (2Fh)	
10.2.5	Set Vertical Scroll Area(A3h)	49
10.3 AD	vance Graphic Command	5.0
10.3.1	Set Fade Out and Blinking (23h)	50
10.3.2	Set Zoom In (D6h)	
11 MAX	IMUM RATINGS	51
12 DC (CHARACTERISTICS	52
13 AC (CHARACTERISTICS	53
14 APP	LICATION EXAMPLE	59
15 PAC	KAGE INFORMATION	61
15.1 SS	D1306TR1Detail Dimension	6.1
	D130672DIE TRAY INFORMATION	

www.LcdSoc.com

TABLES

TABLE 5-1: SSD1306Z2BUMP DIE PAD COORDINATES	
TABLE 6-1: SSD1306TR1PIN A SSIGNMENT TABLE	
Table 7-1: MCU Bus Interface Pin Selection	
TABLE 8-1: MCU INTERFACE ASSIGNMENT UNDER DIFFERENT BUS INTERFACE MODE	16
TABLE 8-2: CONTROL PINS OF 6800 INTERFACE	1.6
TABLE 8-3: CONTROL PINS OF 8080 INTERFACE	1.8
Table 8-4: Control pins of 4-wire Serial interface	18
Table 8-5: Control pins of 3-wire Serial interface	19
Table 9-1: Command Table	30
TABLE 9-2: READ COMMAND TABLE	36
Table 9-3: Address increment table (A utomatic)	36
Table 10-1: Example of Set Display Offset and Display Start Line with no Remap	41
Table 10-2: Example of Set Display Offset and Display Start Line with Remap	42
Table 10-3: COM Pins Hardware Configuration	44
TABLE 11-1: MAXIMUM RATINGS (VOLTAGE REFERENCED TO VSS)	51
Table 12-1: DC Characteristics	52
Table 13-1: AC Characteristics	53
Table 13-2:6800-Series MCU Parallel Interface Timing Characteristics	54
Table 13-3:8080-Series MCU Parallel Interface Timing Characteristics	55
Table 13-4:4-wire Serial Interface Timing Characteristics	56
Table 13-5:3-wire Serial Interface Timing Characteristics	
TABLE 13-6: CINTERFACE TIMING CHARACTERISTICS	58

SSD1306 Rev 1.5 P 5/64 Aug 2010 Solomon Systech

FIGURES

FIGURE 4-1 SSD1306BLOCK DIAGRAM	
FIGURE 5-1: SSD1306Z2DIE DRAWING	9.
FIGURE 5-2: SSD1306Z2ALIGNMENT MARK DIMENSIONS	
FIGURE 6-1: SSD1306TR1 PIN ASSIGNMENT	
FIGURE 7-1 PIN DESCRIPTION	1.4
FIGURE 8-1: DATA READ BACK PROCEDURE - INSERTION OF DUMMY READ	17
Figure $8\text{-}2$: Example of $$ W rite procedure in $$ $$ $$ 8080 parallel interface mode $$ $$ $$ $$ $$ $$ $$ $$ $$ $$	17
Figure 8-3 : Example of Read procedure in 8080 parallel interface mode	17
FIGURE 8-4: DISPLAY DATA READ BACK PROCEDURE - INSERTION OF DUMMY READ	18
FIGURE 8-5 : WRITE PROCEDURE IN 4-WIRE SERIAL INTERFACE MODE	19
FIGURE 8-6: WRITE PROCEDURE IN 3-WIRE SERIAL INTERFACE MODE	19
Figure 8-7 : I^2C -bus data format	21
FIGURE 8-8: DEFINITION OF THE START AND STOP CONDITION	
FIGURE 8-9 : DEFINITION OF THE ACKNOWLEDGEMENT CONDITION	22
FIGURE 8-10: DEFINITION OF THE DATA TRANSFER CONDITION	22
FIGURE 8-11: OSCILLATOR CIRCUIT AND DISPLAY TIME GENERATOR	23
FIGURE 8-12: SEGMENT OUTPUT WAVEFORM IN THREE PHASES	25
FIGURE 8-13: GDDRAM PAGES STRUCTURE OF SSD1306	26
FIGURE 8-14: ENLARGEMENT OF GDDRAM (NO ROW RE -MAPPING AND COLUMN -REMAPPING)	26
Figure 8-15: I _{ref} Current Setting by Resistor Value	
FIGURE 8-16: THE POWER ON SEQUENCE	
FIGURE 8-17: THE POWER OFF SEQUENCE	28
FIGURE 8-18: THE POWER ON SEQUENCE WITH CHARGE PUMP APPLICATION	29
FIGURE 8-19: THE POWER OFF SEQUENCE WITH CHARGE PUMP APPLICATION	
FIGURE 10-1: ADDRESS POINTER MOVEMENT OF PAGE ADDRESSING MODE	
FIGURE 10-2: EXAMPLE OF GDDRAM ACCESS POINTER SETTING IN PAGE ADDRESSING MODE (NO ROW AND COLUMN	-
REMAPPING)	3.7
Figure 10-3: Address Pointer Movement of Horizontal addressing mode	
Figure $10\text{-}4$: Address Pointer $$ M ovement of $$ $$ $$ $$ $$ $$ $$ $$ $$ $$	38
FIGURE 10-5: EXAMPLE OF COLUMN AND ROW ADDRESS POINTER MOVEMENT	
FIGURE 10-6 : TRANSITION BETWEEN DIFFERENT MODES	40
Figure 10-7 : Oscillator frequency setting	
FIGURE 10-8: HORIZONTAL SCROLL EXAMPLE : SCROLL RIGHT BY 1 COLUMN	
FIGURE 10-9: HORIZONTAL SCROLL EXAMPLE : SCROLL LEFT BY 1 COLUMN	
FIGURE 10-10 : HORIZONTAL SCROLLING SETUP EXAMPLE	
Figure 10-11 : Continuous Vertical and Horizontal scrolling setup example	
FIGURE 10-12 : EXAMPLE OF FADE OUT MODE	
FIGURE 10-13 : EXAMPLE OF BLINKING MODE	
FIGURE 10-14 : EXAMPLE OF ZOOM IN	
Figure 13-1: 6800-series MCU parallel interface characteristics	
FIGURE 13-2: 8080-SERIES PARALLEL INTERFACE CHARACTERISTICS	
FIGURE 13-3: 4-WIRE SERIAL INTERFACE CHARACTERISTICS	
FIGURE 13-4: 3-WIRE SERIAL INTERFACE CHARACTERISTICS	
FIGURE 13-5: I ² C INTERFACE TIMING CHARACTERISTICS	
FIGURE 14-1: APPLICATION EXAMPLE OF SSD1306Z2WITH EXTERNAL V_{CC} AND I^2C INTERFACE	
FIGURE 14-1. APPLICATION EXAMPLE OF SSD1306Z2WITH EXTERNAL VCC AND 1 C INTERFACE	
FIGURE 15-1 SSD1306TR1DETAIL DIMENSION	
FIGURE 15-2: SSD1306Z2DIE TRAY INFORMATION	O.J

1 GENERAL DESCRIPTION

SSD1306 is a single-chip CMOS OLED/PLED driver with controller for organic / polymer light emitting diode dot-matrix graphic display system. It consists of 128 segments and 64 commons. This IC is designed for Common Cathode type OLED panel.

The SSD1306 embeds with contrast control, display RAM and oscillator, which reduces the number of external components and power consumption. It has 256-step brightness control. Data/Commands are sent from general MCU through the hardware selectable 6800/8000 series compatible Parallel Interface, I²C interface or Serial Peripheral Interface. It is suitable for many compact portable applications, such as mobile phone sub-display, MP3 player and calculator, etc.

2 FEATURES

- ? Resolution: 128 x 64 dot matrix panel
- ? Power supply
 - O $V_{DD} = 1.65V$ to 3.3V, $< V_{BAT}$ for IC logic
 - O $V_{BAT} = 3.3V$ to 4.2V for charge pump regulator circuit
 - o $V_{CC} = 7V$ to 15V for Panel driving
- ? For matrix display
 - o Segment maximum source current: 100uA
 - o Common maximum sink current: 15mA
 - o 256 step contrast brightness current control
- ? Embedded 128 x 64 bit SRAM display buffer
- ? Pin selectable MCU Interfaces:
 - o 8-bit 6800/8080-series parallel interface
 - o 3 /4 wire Serial Peripheral Interface
 - o I²C Interface
- ? Screen saving continuous scrolling function in both horizontal and vertical direction
- ? Internal charge pump regulator
- ? RAM write synchronization signal
- ? Programmable Frame Rate and Multiplexing Ratio
- ? Row Re-mapping and Column Re-mapping
- ? On-Chip Oscillator
- ? Chip layout for COG & COF
- ? Wide range of operating temperature: -40 ℃ to 85 ℃

3 ORDERING INFORMATION

Table 3-1: Ordering Information

Ordering Part Number	SEG	СОМ	Package Form	Reference	Remark
SSD1306Z2 128		64 C0	DG	9	o Min SEG pad pitch : 47um o Min COM pad pitch : 40um o Die thickness: 300 +/- 25um
SSD1306TR1 104		48 T <i>A</i>	λ Β	12, 61	o 35mm film, 4 sprocket hole, Folding TAB o 8-bit 80 / 8-bit 68 / SPI / I ² C interface o SEG, COM lead pitch 0.1mm x 0.997 =0.0997mm o Die thickness: 457 +/- 25um

SSD1306 Rev 1.5 P 7/64 Aug 2010 Solomon Systech

4 BLOCK DIAGRAM

RES# CS# D/C# E (RD#) R/W#(WR#) RED SECOND CICOR O , SARDDO SAR BS2 BS1 BS0 THE OF LOCY ME DOWN COM62 no m mc r D UC M Care n COM60 COM2 D7 D6 D5 D4 D3 D2 D1 D0 COM0 SEG0 the States reyr D SEG1 SEG126 SEG127 V_{DD} COM1 V_{SS}. no m mcC rey P COM3 o.roCeato> OttoOtto COM61 COM63 COM E ECC D STORMAN LOW DOM TO BE COO

***** * * * * * *

V V CCCC

L C D N G G B


V I EER V

Figure 4-1 SSD1306 Block Diagram

Solomon Systech Aug 2010 P 8/64 Rev 1.5 SSD1306

5 DIE PAD FLOOR PLAN

Figure 5-1: SSD1306Z2 Die Drawing



SSD1306 Rev 1.5 P 9/64 Aug 2010 Solomon Systech




Figure 5-2 : SSD1306Z2 alignment mark dimensions

Solomon Systech Aug 2010 P 10/64 Rev 1.5 SSD1306

Table 5-1 : SSD1306Z2 Bump Die Pad Coordinates


Pad no.	Pad Name	X-pos	Y-pos		Pad no.	Pad Name	X-pos	Y-pos	Pad no.	Pad Name	X-pos	Y-pos	Pad no.	Pad Name	X-pos	Y-pos
1	NC	-3315	-377.5	1 1	81	<u>∨COMH</u>	1875.585	-352.83	161	SEG35	1364.5	356	241	SEG114	-2398.5	356
2	VSS	-3084.77	-362.5		82	vcc	1967.185	-352.83	162	SEG36	1317.5		242	SEG115	-2445.5	356
3	COM49	-3044.77	-362.5		83	VCC	2027.185	I	163	SEG37	1270.5	356	243	SEG116	-2492.5	356
4	COM50	-3004.77	-362.5		84	VLSS	2109.185		164	SEG38	1223.5	356	244	SEG117	-2539.5	356
5	COM51	-2964.77	-362.5		85	VLSS	2169.185		165	SEG39	1176.5	356	245	SEG118	-2586.5	356
6	COM52	-2924.77	-362.5		86	VLSS	2254.185		166	SEG40	1129.5		246	SEG119	-2633.5	356
/	COM53	-2884.77	-362.5		87	NC	2314.185		167	SEG41	1082.5		247	SEG120	-2680.5	356
8	COM54	-2844.77	-362.5	\sqcup	88	NC	2374.185		168	SEG42	1035.5		248	SEG121	-2727.5	356
9	COM55 COM56	-2804.77 -2764.77	-362.5 -362.5	\sqcup	89 90	VSS COM31	2444.77 2484.77	-362.5 -362.5	169 170	SEG43 SEG44	988.5 941.5	356 356	249 250	SEG122 SEG123	-2774.5 -2821.5	356 356
11	COM57	-2724.77	-362.5		91	COM30	2524.77	-362.5	170	SEG44	894.5	356	250	SEG123	-2868.5	356
12	COM58	-2684.77	-362.5	\vdash	92	COM29	2564.77	-362.5	172	SEG46	847.5	356	252	SEG125	-2915.5	356
13	COM59	-2644.77	-362.5	\vdash	93	COM28	2604.77	-362.5	173	SEG47	800.5	356	253	SEG126	-2962.5	356
14	COM60	-2604.77	-362.5	\vdash	94	COM27	2644.77	-362.5	174	SEG48	753.5	356	254	SEG127	-3009.5	356
15	COM61	-2564.77	-362.5	-	95	COM26	2684.77	-362.5	175	SEG49	706.5	356	255	NC NC	-3056.5	356
16	COM62	-2524.77	-362.5	\vdash	96	COM25	2724.77	-362.5	176	SEG50	659.5	356	256	NC	-3315	367.5
17	COM63	-2484.77	-362.5		97	COM24	2764.77	-362.5	177	SEG51	612.5	356	257	COM32	-3315	315
18	VСОМН	-2444.77	-362.5		98	COM23	2804.77	-362.5	178	SEG52	565.5	356	258	СОМЗЗ	-3315	275
19	NC	-2334.965	-352.83	\vdash	99	COM22	2844.77	-362.5	179	SEG53	518.5	356	259	COM34	-3315	235
20	C2P	-2278.265	-352.83	1	100	COM21	2884.77	-362.5	180	SEG54	471.5	356	260	COM35	-3315	195
21	C2P	-2218.265	-352.83	1	101	COM20	2924.77	-362.5	181	SEG55	424.5	356	261	СОМ36	-3315	155
22	C2N	-2136.715	-352.83		102	COM19	2964.77	-362.5	182	SEG56	377.5	356	262	СОМ37	-3315	115
23	C2N	-2055.465	-352.83		103	COM18	3004.77	-362.5	183	SEG57	330.5	356	263	СОМ38	-3315	75
24	C1P	-1995.465	-352.83		104	COM17	3044.77	-362.5	184	SEG58	283.5	356	264	СОМ39	-3315	35
25	C1P	-1904.115	-352.83		105	VSS	3084.77	-362.5	185	SEG59	236.5	356	265	COM40	-3315	-5
26	C1N	-1844.115	-352.83	1 1	106	NC	3315	-377.5	186	SEG60	189.5	356	266	COM41	-3315	-45
27	C1N	-1762.865			107	COM16	3315	-325	187	SEG61	142.5	356	267	COM42	-3315	-85
28	VBAT	-1679.31	-352.83	1	108	COM15	3315	-285	188	SEG62	95.5	356	268	COM43	-3315	-125
29	VBAT	-1619.31	-352.83		109	COM14	3315	-245	189	SEG63	48.5	356	269	СОМ44	-3315	-165
30	VBREF	-1537.51			110	COM13	3315	-205	190	SEG64	1.5	356	270	COM45	-3315	-205
31	BGGND	-1477.51	-352.83		111	COM12	3315	-165	191	SEG65	-45.5	356	271	COM46	-3315	-245
32	VCC	-1416.01	-352.83		112	COM11	3315	-125	192	SEG66	-92.5	356	272	COM47	-3315	-285
33	VCC	-1356.01			113	COM10	3315	-85	193	SEG67	-139.5	356	273	COM48	-3315	-325
34		-1266.955		_	114	COM9	3315	-45	194	SEG68	-186.5					
35	VCOMH	-1206.955			115	COM8	3315	-5	195	SEG69	-233.5	356	Pad no.	Pad Name		Y-pos
36	VLSS	-1125.155		_	116	COM7	3315	35	196	SEG70	-280.5		Pin#	Pin name	X-dir	Y-dir
37	VLSS	-1043.355		_	117	COM6	3315	75	197	SEG71	-327.5	356	274	TR0	2757.05	114.8
38	VLSS	-983.355			118	COM5	3315	115	198	SEG72	-374.5		275	TR1	2697.05	
39	VSS	-920	-352.83		119	COM4	3315	155	199	SEG73	-421.5		276	TR2	2637.05	114.8
40	VSS	-856	-352.83	_	120	СОМЗ	3315	195	200	SEG74	-468.5		277	TR3	2577.05	114.8
41	VSS	-796	-352.83		121	COM2	3315	235	201	SEG75	-515.5	356	278	VSS	2517.05	114.8
42	VDD	-732.645			122	COM1	3315	275	202	SEG76	-562.5	356	279	TR4	2457.05	114.8
43	VDD	-672.645		Ш	123	COM0	3315	315	203	SEG77	-609.5	356	280	TR5	2397.05	114.8
44	BS0	-595.655		_	124	NC	3315	367.5	204	SEG78	-656.5		281	TR6	2337.05	114.8
45	VSS	-531.955			125	NC	3055.5	356	205	SEG79	-703.5					
46	BS1	-467.655		_	126	SEG0	3009.5	356	206	SEG80	-750.5					
47	VDD	-403.155		_	127	SEG1	2962.5	356	207	SEG81	-797.5	356				
48	VDD	-342.555		\vdash	128	SEG2	2915.5	356	208	SEG82	-844.5	356				
49	BS2	-279.705			129	SEG3	2868.5	356	209	SEG83	-891.5	356				
50	VSS	-215.705		_	130	SEG4	2821.5	356	210	NC CEC04	-940	356				
51	FR	-151.955		\vdash	131	SEG5	2774.5	356	211	SEG84	-988.5	356				
52	CL	-89.815	-352.83	\vdash	132	SEG6	2727.5	356	212	SEG85	-1035.5					
53	VSS CS#	-25.665	-352.83	\vdash	133	SEG7	2680.5	356	213	SEG86	-1082.5					
54 55	CS# RES#	38.635 109.835	-352.83 -352.83	_	134 135	SEG8 SEG9	2633.5 2586.5	356 356	214 215	SEG87 SEG88	-1129.5 -1176.5					
56	D/C#	182.425	-352.83	_	136	SEG9 SEG10	2539.5	356	216	SEG88	-1176.5					
57	VSS	246.125	-352.83	_	137	SEG10	2492.5	356	217	SEG90	-1223.5					
58	R/W#	310.425	-352.83	_	138	SEG12	2445.5	356	218	SEG90	-1317.5					
59	Ε	373.125	-352.83	-	139	SEG13	2398.5	356	219	SEG92	-1364.5					
60	VDD	457.175	-352.83	1	140	SEG13	2351.5	356	220	SEG92 SEG93	-1411.5					
61	VDD	517.175	-352.83	1	141	SEG15	2304.5	356	221	SEG94	-1458.5	_				
62	D0	609.275	-352.83	-	142	SEG16	2257.5	356	222	SEG95	-1505.5					
63	D1	692.475		_	143	SEG17	2210.5	356	223	SEG96	-1552.5					
64	D2	765.675	-352.83		144	SEG18	2163.5	356	224	SEG97	-1599.5					
65	D3	828.875	-352.83	1	145	SEG19	2116.5	356	225	SEG98	-1646.5	-				
66	VSS	890.325	-352.83	1 1	146	SEG20	2069.5	356	226	SEG99	-1693.5					
67	D4	951.275		1 1	147	SEG21	2022.5	356	227	SEG100		_				
68	D5	1013.315			148	SEG22	1975.5	356	228	SEG101						
69	D6	1075.355		-	149	SEG23	1928.5	356	229	SEG102						
70	D7	1137.395		_	150	SEG24	1881.5	356	230	SEG103						
71	VSS	1220.735			151	SEG25	1834.5	356	231	SEG104						
72	VSS	1280.735		_	152	SEG26	1787.5	356	232	SEG105						
73	CLS	1362.585		_	153	SEG27	1740.5	356	233	SEG106						
74	VDD	1425.285		-	154	SEG28	1693.5	356	234	SEG107						
75	VDD	1485.885		-	155	SEG29	1646.5	356	235	SEG108						
76	VDD	1553.185		_	156	SEG30	1599.5	356	236	SEG109						
77	VDD	1613.185		_	157	SEG31	1552.5	356	237	SEG110		_				
78	IREF	1684.585		_	158	SEG32	1505.5	356	238	SEG111						
79	IREF	1744.585		•	159	SEG33	1458.5	356	239	SEG112						
80	VCOMH	1815.585			160	SEG34	1411.5	356	240	SEG113						

SSD1306 Rev 1.5 P 11/64 Aug 2010 Solomon Systech

PIN ARRANGEMENT

SSD1306TR1 pin assignment 6.1

Figure 6-1 : SSD1306TR1 Pin Assignment



Aug 2010 P 12/64 SSD1306 Solomon Systech Rev 1.5

Note:
(1) COM sequence (Split) is under command setting: DAh, 12h

Table 6-1: SSD1306TR1 Pin Assignment Table

	Table 6	j-1
Pin no.	Pin Name	
1 2	NC VCC	
3	VCOMH	
4	IREF	
5	D7	
6	D6	
7	D5	
8	D4	
9 10	D3 D2	
11	D2 D1	
12	DO	
13	E/RD#	
14	R/W#	
15	D/C#	
16	RES#	
17 18	CS# NC	
19	BS2	
20	BS1	
21	VDD	
22	NC	
23	NC	
24	NC NC	
25 26	NC NC	
26	NC NC	
28	NC NC	
29	NC	
30	VSS	
31	NC	
32	NC NC	
33 34	NC COM47	
35	COM45	
36	COM43	
37	COM41	
38	COM39	
39	COM37	
40	COM35	
41 42	COM33 COM31	
43	COM29	
44	COM27	
45	COM25	
46	COM23	
47	COM21	
48 49	COM19 COM17	
50	COM17	
51	COM13	
52	COM11	
53	СОМ9	
54	COM7	
55	COM5	
56 57	COM3	
57 58	COM1 NC	
58	NC NC	
60	NC NC	
61	NC	
62	NC	
63	NC NC	
64 65	NC NC	
65 66	NC NC	
67	NC NC	
68	SEG103	
69	SEG102	
70	SEG101	
71	SEG100	
72	SEG99	
73 74	SEG98	
74 75	SEG97 SEG96	
76	SEG95	
77	SEG94	
78	SEG93	
79	SEG92	
80	SEG91	

: SSD13061	R1 Pin Assig
Pin no.	Pin Name
81	SEG90
82	SEG89
83 84	SEG88 SEG87
85	SEG86
86	SEG85
87	SEG84
88	SEG83
89	SEG82
90 91	SEG81 SEG80
92	SEG79
93	SEG78
94	SEG77
95	SEG76
96	SEG75
97 98	SEG74 SEG73
99	SEG72
100	SEG71
101	SEG70
102	SEG69
103	SEG68
104	SEG67
105 106	SEG66 SEG65
106	SEG65 SEG64
108	SEG63
109	SEG62
110	SEG61
111	SEG60
112	SEG59
113 114	SEG58 SEG57
115	SEG56
116	SEG55
117	SEG54
118	SEG53
119	SEG52
120	SEG51
121	SEG50
122 123	SEG49 SEG48
124	SEG47
125	SEG46
126	SEG45
127	SEG44
128	SEG43
129	SEG42
130 131	SEG41 SEG40
132	SEG39
133	SEG38
134	SEG37
135	SEG36
136	SEG35
137	SEG34
138 139	SEG33 SEG32
140	SEG32 SEG31
141	SEG30
142	SEG29
143	SEG28
144	SEG27
145	SEG26
146 147	SEG25 SEG24
148	SEG24 SEG23
149	SEG22
150	SEG21
151	SEG20
152	SEG19
153	SEG18
154 155	SEG17
155 156	SEG16 SEG15
157	SEG15 SEG14
158	SEG13
159	SEG12
160	SEG11

Pin no.	Pin Name
161	SEG10
162	SEG9
163	SEG8
164	SEG7
165	SEG6
166	SEG5
167	SEG4
168	SEG3
169	SEG2
170	SEG1
171	SEG0
172	NC
173	NC
174	NC
175	NC
176	NC
177	NC
178	NC
179	NC
180	NC NC
181	NC NC
182	COMO
183	COM2
184	COM4
185	COM6
186	COM8 COM10
187	
188	COM12
189	COM14
190	COM16
191	COM18
192	COM20
193	COM22
194	COM24
195	COM26
196	COM28
197	COM30
198	COM32
199	COM34
200	COM36
201	COM38
202	COM40
203	COM42
204	COM44
205	COM46
206	NC NC
207	NC

SSD1306 Rev 1.5 P 13/64 Aug 2010 Solomon Systech

7 PIN DESCRIPTION

Key:

I = Input	NC = Not Connected
O =Output	Pull LOW= connect to Ground
I/O = Bi-directional (input/output)	Pull HIGH= connect to V DD
P = Power pin	

Figure 7-1 Pin Description

D: 11		15		Pin Description							
Pin Name	Туре	Description									
V dd	P	Power supply pin for core logic operation.									
Vcc	P	Power supply for panel driving voltage. This is also the most positive power voltage supply pin. When charge pump is enableda capacitor should be connected between this pin and Vss.									
Vss	Р	This is a grou	ınd pin.								
V _{LSS}	Р	This is an an	alog ground pin. It sl	hould be connected	to ⅓ externally.						
V сомн	0		OM signal deselecte hould be connected	ed voltage level. between this pin and	d s /s.						
V _{BAT}	Р	Power supply	/ for charge pump re	gulator circuit.							
		Status V	BAT	V _{DD}	Vcc	1					
		Enable	Connect to external V BAT source	Connect to external V _{DD} source	A capacitor should be connected between this pin and V _{SS}						
		Disable charge pump	Keep float	Connect to external V DD source	Connect to external V cc source						
BGGND	Р		. It should be conne	ected to ground.							
C1P/C1N C2P/C2N	I	1	•	•	to each other with a capacito each other with a capacitor						
V _{BREF}	Р	Reserved pir	. It should be kept I	NC.							
BS[2:0]	l I	MCU bus inte	erface selection pins	. Please refer tđable	e 7-1 for the details of setting	g.					
REF	I	A resistor sho	This is segment output current reference pin. A resistor should be connected between this pin and Vss to maintain the I REF current at 12.5 uA. Please refer to Figure 8-15 for the details of resistor value.								
FR	0	This pin outputs RAM write synchronization signal. Proper timing between MCU data writing and frame display timing can be achieved to prevent tearing effect. It should be kept NC if it is not used. Please refer to Section 4.4 for details usage.									
CL	I	This is external clock input pin. When internal clock is enabled (i.e. HIGH in CLS pin), this pin is not used and should be connected to V _{SS} . When internal clock is disabled (i.e. LOW in CLS pin), this pin is the external clock source input pin.									
CLS	I	enabled. Wh	This is internal clock enable pin. When it is pulled HIGH (i.e. connect to V DD), internal clock is enabled. When it is pulled LOW, the internal clock is disabled; an external clock source must be connected to the CL pin for normal operation.								

Solomon Systech Aug 2010 P 14/64 Rev 1.5 SSD1306

's data

Pin Name	Туре	Description
RES#	I	This pin is reset signal input. When the pin is pulled LOW, initialization of the chip is executed. Keep this pin HIGH (i.e. connect to VDD) during normal operation.
CS#	ı	This pin is the chip select input. (active LOW).
D/C#	I	This is Data/Command control pin. When it is pulled HIGH (i.e. connect to V DD), the data at D[7:0] is treated as data. When it is pulled LOW, the data at D[7:0] will be transferred to the command register. In I ² C mode, this pin acts as SA0 for slave address selection. When 3-wire serial interface is selected, this pin must be connected to %. For detail relationship to MCU interface signals, please refer to the Timing Characteristics Diagrams: Figure 13-1 to Figure 13-5.
E (RD#)	I	When interfacing to a 6800-series microprocessor, this pin will be used as the Enable (E) signal. Read/write operation is initiated when this pin is pulled HIGH (i.e. connect to V DD) and the chip is selected. When connecting to an 8080-series microprocessor, this pin receives the Read (RD#) signal. Reoperation is initiated when this pin is pulled LOW and the chip is selected. When serial or I ² C interface is selected, this pin must be connected to \(\frac{1}{2}\)C.
R/W#(WR#)	I	This is read / write control input pin connecting to the MCU interface. When interfacing to a 6800-series microprocessor, this pin will be used as Read/Write (R/W#) selection input. Read mode will be carried out when this pin is pulled HIGH (i.e. connect to VDD) and write mode when LOW. When 8080 interface mode is selected, this pin will be the Write (WR#) input. Data write operation is initiated when this pin is pulled LOW and the chip is selected. When serial or I²C interface is selected, this pin must be connected to \sk.
D[7:0]	IO	These are 8-bit bi-directional data bus to be connected to the microprocessor serial interface mode is selected, D0 will be the serial clock input: SCLK; D1 will be the serial data input: SDIN and D2 should be kept NC. When I ² C mode is selected, D2, D1 should be tied together and serve as SQA SDA _{in} in application and D0 is the serial clock input, SCL.
TR0-TR6	-	Testing reserved pins. It should be kept NC.
SEG0 ~ SEG127	0	These pins provide Segment switch signals to OLED panel. These pins aresystate when display is OFF.
COM0 ~ COM63	0	These pins provide Common switch signals to OLED panel. They are in high impedance state when display is OFF.
NC	-	This is dummy pin. Do not group or short NC pins together.

Table 7-1: MCU Bus Interface Pin Selection

SSD1306	I ² C	6800-parallel	8080-parallel	4-wire Serial	3-wire Serial
Pin Name	Interface	interface (8 bit)	interface(8 bit)	interface	interface
BS0	0	0 0		0	1
BS1	1	0 1		0	0
BS2	0	1 1		0	0

SSD1306 Rev 1.5 P 15/64 Aug 2010 Solomon Systech

Note $^{(1)}$ 0 is connected to V_{SS} 1 is connected to V_{DD}

8 FUNCTIONAL BLOCK DESCRIPTIONS

8.1 MCU Interface selection

SSD1306 MCU interface consist of 8 data pins and 5 control pins. The pin assignment at different interface mode is summarized in Table 8-1. Different MCU mode can be set by hardware selection on BS[2:0] pins (please refer to Table 7-1 for BS[2:0] setting).

Control Signal Pin Name Data/Command Interface Bus D6 D5 D4 D3 D2 lΕ R/W# Interface D7 D1 D0 CS# D/C# RES# WR# CS# 8-bit 8080 D[7:0] RD# D/C# RES# 8-bit 6800 D[7:0] lΕ R/W# CS# D/C# RES# NC SDIN SCLK Tie LOW CS# Tie LOW RES# 3-wire SPI Tie LOW SCLK Tie LOW NC SDIN 4-wire SPI Tie LOW CS# D/C# RES# SDA OUT SDAIN SCL Tie LOW Tie LOW SA0 RES#

Table 8-1: MCU interface assignment under different bus interface mode

8.1.1 MCU Parallel 6800-series Interface

The parallel interface consists of 8 bi-directional data pins (D[7:0]), R/W#, D/C#, E and CS#.

A LOW in R/W# indicates WRITE operation and HIGH in R/W# indicates READ operation.

A LOW in D/C# indicates COMMAND read/write and HIGH in D/C# indicates DATA read/write.

The E input serves as data latch signal while CS# is LOW. Data is latched at the falling edge of E signal.

Function E		R/W#	CS#	D/C#
Write command	LLL			
Read status	Н		LL	
Write data	LLH			
Read data	Н		LH	

Table 8-2: Control pins of 6800 interface

Note

stands for falling edge of signal H stands for HIGH in signal

L stands for LOW in signal

In order to match the operating frequency of display RAM with that of the microprocessor, some pipeline processing is internally performed which requires the insertion of a dummy read before the first actual display data read. This is shown in Figure 8-1.

Solomon Systech Aug 2010 P 16/64 Rev 1.5 SSD1306

n+2

Read 3rd data

n+1

Read 2nd data

R/W#

E

n

Read 1st data

Figure 8-1: Data read back procedure - insertion of dummy read

8.1.2 MCU Parallel 8080-series Interface

Ν

Write column

address

Databus

The parallel interface consists of 8 bi-directional data pins (D[7:0]), RD#, WR#, D/C# and CS#.

Dummy read

A LOW in D/C# indicates COMMAND read/write and HIGH in D/C# indicates DATA read/write. A rising edge of RD# input serves as a data READ latch signal while CS# is kept LOW. A rising edge of WR# input serves as a data/command WRITE latch signal while CS# is kept LOW.






Figure 8-2: Example of Write procedure in 8080 parallel interface mode





SSD1306 Rev 1.5 P 17/64 Aug 2010 Solomon Systech

Table 8-3: Control pins of 8080 interface


Function RD#		WR#	CS#	D/C#
Write command	Н		LL	
Read status		HLL		
Write data	Н		LH	
Read data		HLH		

Note

- stands for rising edge of signal
- (2) H stands for HIGH in signal
- L stands for LOW in signal

In order to match the operating frequency of display RAM with that of the microprocessor, some pipeline processing is internally performed which requires the insertion of a dummy read before the first actual display data read. This is shown in Figure 8-4.

Figure 8-4: Display data read back procedure - insertion of dummy read



8.1.3 MCU Serial Interface (4-wire SPI)

The 4-wire serial interface consists of serial clock: SCLK, serial data: SDIN, D/C#, CS#. In 4-wire SPI mode, D0 acts as SCLK, D1 acts as SDIN. For the unused data pins, D2 should be left open. The pins from D3 to D7, E and R/W# (WR#)# can be connected to an external ground.

Table 8-4: Control pins of 4-wire Serial interface

Function E(RD#)		R/W#(WR#)	CS#	D/C#	D0
Write command	Tie LOW	Tie LOW	L	L	
Write data	Tie LOW	Tie LOW	L	Н	

Note

H stands for HIGH in signal

SDIN is shifted into an 8-bit shift register on every rising edge of SCLK in the order of D7, D6, ... D0. D/C# is sampled on every eighth clock and the data byte in the shift register is written to the Graphic Display Data RAM (GDDRAM) or command register in the same clock.

Under serial mode, only write operations are allowed.

Solomon Systech Aug 2010 P 18/64 Rev 1.5 SSD1306

⁽²⁾ L stands for LOW in signal




Figure 8-5: Write procedure in 4-wire Serial interface mode

8.1.4 MCU Serial Interface (3-wire SPI)

The 3-wire serial interface consists of serial clock SCLK, serial data SDIN and CS#. In 3-wire SPI mode, D0 acts as SCLK, D1 acts as SDIN. For the unused data pins, D2 should be left open. The pins from D3 to D7, R/W# (WR#)#, E and D/C# can be connected to an external ground.

The operation is similar to 4-wire serial interface while D/C# pin is not used. There are altogether 9-bits will be shifted into the shift register on every ninth clock in sequence: D/C# bit, D7 to D0 bit. The D/C# bit (first bit of the sequential data) will determine the following data byte in the shift register is written to the Display Data RAM (D/C# bit = 1) or the command register (D/C# bit = 0). Under serial mode, only write operations are allowed.


Table 8-5: Control pins of 3-wire Serial interface

Function E(RD#)		R/W#(WR#)	CS#	D/C#	D0
Write command	Tie LOW	Tie LOW	L	Tie LOW	
Write data	Tie LOW	Tie LOW	L	Tie LOW	

Note

(1) L stands for LOW in signal

Figure 8-6: Write procedure in 3-wire Serial interface mode



SSD1306 Rev 1.5 P 19/64 Aug 2010 Solomon Systech

8.1.5 MCU I ²C Interface

The I²C communication interface consists of slave address bit SA0, I²C-bus data signal SDA (SDA out/D₂ for output and SDA_{IN}/D₁ for input) and I²C-bus clock signal SCL (D₀). Both the data and clock signals must be connected to pull-up resistors. RES# is used for the initialization of device.

a) Slave address bit (SA0)

SSD1306 has to recognize the slave address before transmitting or receiving any information by the I²C-bus. The device will respond to the slave address following by the slave address bit (and the read/write select bit (" R/W#" bit) with the following byte format,

b₇ b₆ b₅ b₄ b₃ b₂ b₁ b₀ 0 1 1 1 1 0 SA0 R/W#

- " SA0" bit provides an extension bit for the slave address. Either " 0111100 " or selected as the slave address of SSD1306. D/C# pin acts as SA0 for slave address selection.
- "R/W#" bit is used to determine the operation mode of the d-bus interface. R/W#=1, it is in read mode. R/W#=0, it is in write mode.
- b) I²C-bus data signal (SDA)
 - SDA acts as a communication channel between the transmitter and the receiver. The data and the acknowledgement are sent through the SDA.
 - It should be noticed that the ITO track resistance and the pulled-up resistance at a voltage potential divider. As a result, the acknowledgement would not be possible to attain a valid logic 0 level in "SDA".
 - "SDA " and "SDA are tied together and serve as SDA. The IN " pin mus SDA connected to act as SDA. The "OUSDA pin may be disconnected. When OUT " "pad bis disconnected, the acknowledgement signal will be ignored in the I 2C-bus.
- c) I²C-bus clock signal (SCL)
 - The transmission of information in the I ²C-bus is following a clock signal, SCL. Each transmission of data bit is taken place during a single clock period of SCL.

Solomon Systech Aug 2010 P 20/64 Rev 1.5 SSD1306

8.1.5 MCU I ²C Interface

The I²C communication interface consists of slave address bit SA0, I²C-bus data signal SDA (SDA out/D₂ for output and SDA_{IN}/D₁ for input) and I²C-bus clock signal SCL (D₀). Both the data and clock signals must be connected to pull-up resistors. RES# is used for the initialization of device.

a) Slave address bit (SA0)

SSD1306 has to recognize the slave address before transmitting or receiving any information by the I²C-bus. The device will respond to the slave address following by the slave address bit (and the read/write select bit (" R/W#" bit) with the following byte format, b₇ b₆ b₅ b₄ b₃ b₂ b₁ b₀

0 1 1 1 1 0 CAO DAA

0 1 1 1 1 0 SA0 R/W#

- "SA0" bit provides an extension bit for the slave address. Either "0111100" or "0111101", selected as the slave address of SSD1306. D/C# pin acts as SA0 for slave address selection.
- "R/W#" bit is used to determine the operation mode of the D-bus interface. R/W#=1, it is in read mode. R/W#=0, it is in write mode.

b) I²C-bus data signal (SDA)

SDA acts as a communication channel between the transmitter and the receiver. The data and the acknowledgement are sent through the SDA.

It should be noticed that the ITO track resistance and the pulled-up resistance at a voltage potential divider. As a result, the acknowledgement would not be possible to attain a valid logic 0 level in "SDA".

"SDA " and "SDA are tied together and serve as SDA. The IN " pin mus SDA connected to act as SDA. The "OUSDA pin may be disconnected. When OUT " "pad is disconnected, the acknowledgement signal will be ignored in the I 2C-bus.

c) I²C-bus clock signal (SCL)

The transmission of information in the I ²C-bus is following a clock signal, SCL. Each transmission of data bit is taken place during a single clock period of SCL.

" SDA" pin be

" SA0





Figure 8-8: Definition of the Start and Stop Condition



Please be noted that the transmission of the data bit has some limitations.

- 1. The data bit, which is transmitted during each SCL pulse, must keep at a stable state within the period of the clock pulse. Please refer to the Figure 8-10 for graphical representations. Except in start or stop conditions, the data line can be switched only when the SCL is LOW.
- 2. Both the data line (SDA) and the clock line (SCL) should be pulled up by external resistors.




Figure 8-10: Definition of the data transfer condition

Solomon Systech Aug 2010 P 22/64 Rev 1.5 SSD1306


8.2 Command Decoder

This module determines whether the input data is interpreted as data or command. Data is interpreted based upon the input of the D/C# pin.

If D/C# pin is HIGH, D[7:0] is interpreted as display data written to Graphic Display Data RAM (GDDRAM). If it is LOW, the input at D[7:0] is interpreted as a command. Then data input will be decoded and written to the corresponding command register.

8.3 Oscillator Circuit and Display Time Generator

Figure 8-11: Oscillator Circuit and Display Time Generator



This module is an on-chip LOW power RC oscillator circuitry. The operation clock (CLK) can be generated either from internal oscillator or external source CL pin. This selection is done by CLS pin. If CLS pin is pulled HIGH, internal oscillator is chosen and CL should be connected to V ss. Pulling CLS pin LOW disables internal oscillator and external clock must be connected to CL pins for proper operation. When the internal oscillator is selected, its output frequency Fosc can be changed by command D5h A[7:4].

The display clock (DCLK) for the Display Timing Generator is derived from CLK. The division factor can be programmed from 1 to 16 by command D5h

$$DCLK = F_{OSC} / D$$

The frame frequency of display is determined by the following formula.

$$F_{FRM} = \frac{F_{osc}}{D \times K \times No. \text{ of Mux}}$$

where

- ? D stands for clock divide ratio. It is set by command D5h A[3:0]. The divide ratio has the range from 1 to 16.
- ? K is the number of display clocks per row. The value is derived by

K = Phase 1 period + Phase 2 period + BANK0 pulse width

= 2 + 2 + 50 = 54 at power on reset


(Please refer to Section 8.6 " S

- " Segment Drivers / Common Drivers " for the details of the
- ? Number of multiplex ratio is set by command A8h. The power on reset value is 63 (i.e. 64MUX).
- ? Fosc is the oscillator frequency. It can be changed by command D5h A[7:4]. The higher the register setting results in higher frequency.

SSD1306 Rev 1.5 P 23/64 Aug 2010 Solomon Systech

8.4 FR synchronization

FR synchronization signal can be used to prevent tearing effect.



The starting time to write a new image to OLED driver is depended on the MCU writing speed. If MCU can finish writing a frame image within one frame period, it is classified as fast write MCU. For MCU needs longer writing time to complete (more than one frame but within two frames), it is a slow write one.

For fast write MCU: MCU should start to write new frame of ram data just after rising edge of FR pulse and should be finished well before the rising edge of the next FR pulse.

For slow write MCU : MCU should start to write new frame ram data after the falling edge of the 1 FR pulse and must be finished before the rising edge of the 3 FR pulse.

8.5 Reset Circuit

When RES# input is LOW, the chip is initialized with the following status:

- 1. Display is OFF
- 2. 128 x 64 Display Mode
- 3. Normal segment and display data column address and row address mapping (SEG0 mapped to address 00h and COM0 mapped to address 00h)
- 4. Shift register data clear in serial interface
- 5. Display start line is set at display RAM address 0
- 6. Column address counter is set at 0
- 7. Normal scan direction of the COM outputs
- 8. Contrast control register is set at 7Fh
- 9. Normal display mode (Equivalent to A4h command)

Solomon Systech Aug 2010 P 24/64 Rev 1.5 SSD1306


8.6 Segment Drivers / Common Drivers

Segment drivers deliver 128 current sources to drive the OLED panel. The driving current can be adjusted from 0 to 100uA with 256 steps. Common drivers generate voltage-scanning pulses.

The segment driving waveform is divided into three phases:

- 1. In phase 1, the OLED pixel charges of previous image are discharged in order to prepare for next image content display.
- 2. In phase 2, the OLED pixel is driven to the targeted voltage. The pixel is driven to attain the corresponding voltage level from V ss. The period of phase 2 can be programmed in length from 1 to 15 DCLKs. If the capacitance value of the pixel of OLED panel is larger, a longer period is required to charge up the capacitor to reach the desired voltage.
- 3. In phase 3, the OLED driver switches to use current source to drive the OLED pixels and this is the current drive stage.

Figure 8-12: Segment Output Waveform in three phases



After finishing phase 3, the driver IC will go back to phase 1 to display the next row image data. This three-step cycle is run continuously to refresh image display on OLED panel.

In phase 3, if the length of current drive pulse width is set to 50, after finishing 50 DCLKs in current drive phase, the driver IC will go back to phase 1 for next row display.

SSD1306 Rev 1.5 P 25/64 Aug 2010 Solomon Systech


8.7 Graphic Display Data RAM (GDDRAM)

The GDDRAM is a bit mapped static RAM holding the bit pattern to be displayed. The size of the RAM is 128 x 64 bits and the RAM is divided into eight pages, from PAGE0 to PAGE7, which are used for monochrome 128x64 dot matrix display, as shown in Figure 8-13.

Row re-mapping PAGE0 (COM0-COM7) PAGE0 (COM 63-COM56) Page 0 PAGE1 (COM8-COM15) PAGE1 (COM 55-COM48) Page 1 PAGE2 (COM16-COM23) PAGE2 (COM47-COM40) Page 2 PAGE3 (COM24-COM31) PAGE3 (COM39-COM32) Page 3 PAGE4 (COM32-COM39) PAGE4 (COM31-COM24) Page 4 PAGE5 (COM40-COM47) PAGE5 (COM23-COM16) Page 5 PAGE6 (COM48- COM55) PAGE6 (COM15-COM8) Page 6 PAGE7 (COM56-COM63) PAGE7 (COM 7-COM0) Page 7 Column re-mapping

Figure 8-13 : GDDRAM pages structure of SSD1306

When one data byte is written into GDDRAM, all the rows image data of the same page of the current column are filled (i.e. the whole column (8 bits) pointed by the column address pointer is filled.). Data bit D0 is written into the top row, while data bit D7 is written into bottom row as shown in Figure 8-14.



For mechanical flexibility, re-mapping on both Segment and Common outputs can be selected by software as shown in Figure 8-13.

For vertical shifting of the display, an internal register storing the display start line can be set to control the portion of the RAM data to be mapped to the display (command D3h).

Solomon Systech Aug 2010 P 26/64 Rev 1.5 SSD1306

8.8 SEG/COM Driving block

This block is used to derive the incoming power sources into the different levels of internal use voltage and current.

- ? V_{CC} is the most positive voltage supply.
- ? V_{COMH} is the Common deselected level. It is internally regulated.
- ? VLSS is the ground path of the analog and panel current.
- ? I REF is a reference current source for segment current drivers ISEG. The relationship between reference current and segment current of a color is:


I SEG = Contrast / 256 x I REF x scale factor

in which

the contrast (0~255) is set by Set Contrast command 81h; and the scale factor is 8 by default.

The magnitude of I REF is controlled by the value of resistor, which is connected between I REF pin and V SS as shown in Figure 8-15. It is recommended to set I REF to 12.5 ± 2uA so as to achieved = 100uA at maximum contrast 255.

Figure 8-15: I REF Current Setting by Resistor Value



Since the voltage at IREF pin is V cc - 2.5V, the value of resistor R1 can be found as below:

For I REF =
$$12.5uA$$
, V cc = $12V$:

R1 = (Voltage at I REF
$$- \frac{3}{5}$$
) / I REF
= (12 $- 2.5$) / 12.5uA
= 760K

SSD1306 Rev 1.5 P 27/64 Aug 2010 Solomon Systech

Power ON and OFF sequence 8.9

The following figures illustrate the recommended power ON and power OFF sequence of SSD1306:

Power ON and OFF sequence with External V cc 8.9.1

Power ON sequence

- 1. Power ON V DD
- 2. After V _{DD} become stable, set RES# pin LOW (logic low) for at least 3us (t ₁) (4) and then HIGH (logic high).
- 3. After set RES# pin LOW (logic low), wait for at least 3us (t 2). Then Power ON V cc. (1)
- 4. After V _{CC} become stable, send command AFh for display ON. SEG/COM will be ON after 100ms (t AF).




Figure 8-16: The Power ON sequence

Power OFF sequence:

- Send command AEh for display OFF.
 Power OFF V CC. (1), (2), (3)
- 3. Power OFF V DD after toff. (Typical t off=100ms)




Figure 8-17: The Power OFF sequence

Note:

(1) Since an ESD protection circuit is connected between & and Vcc, Vcc becomes lower than Ab whenever Vdd is ON and Vcc is OFF as shown in the dotted line of Vcc in Figure 8-16 and Figure 8-17.

Aug 2010 P 28/64 SSD1306 Solomon Systech Rev 1.5

V_{CC} should be kept float (i.e. disable) when it is OFF.

Power Pins (V_{DD}, V_{CC}) can never be pulled to ground under any circumstance.

The register values are reset aftent

⁽⁵⁾ V DD should not be Power OFF before &c Power OFF.

Power ON and OFF sequence with Charge Pump Application 8.9.2

Power ON sequence

- 1. Power ON V DD
- 2. Wait for t ON. Power ON V_{BAT} (where Minimum t ON = 0ms)
- 3. After V BAT become stable, set RES# pin LOW (logic low) for at least 3us (t 1) (3) and then HIGH (logic high).
- 4. After set RES# pin LOW (logic low), wait for at least 3us (t 2). Then input commands with below sequence:
 - a. 8Dh 14h for enabling charge pump
 - b. AFh for display ON
- 5. SEG/COM will be ON after 100ms (t AF).




Figure 8-18: The Power ON sequence with Charge Pump Application

Power OFF sequence:

- 1. Send command AEh for display OFF
- Send command 8Dh 10h to disable charge pump
 Power OFF V BAT after toff. (Typical t off = 100ms)
- Power OFF V_{DD} after t_{OFF2}. (where Minimum t_{OFF2} = 0ms (4), Typical t_{OFF2}=5ms)




Figure 8-19: The Power OFF sequence with Charge Pump Application

Note:

(1) V BAT should be kept float (i.e. disable) when it is OFF.

Power Pins (VDD, VBAT) can never be pulled to ground under any circumstance.

(3) The register values are reset aftent

(4) V_{DD} should not be Power OFF before V_{AT} Power OFF

P 29/64 Aug 2010 SSD1306 **Rev 1.5** Solomon Systech

8.10 Charge Pump Regulator

The internal regulator circuit in SSD1306 accompanying only 2 external capacitors can generate a 7.5V voltage supply, V $_{\rm CC}$ and a maximum output loading of 6mA $_{\rm c}$, from a low voltage supply input, V $_{\rm BAT}$. The V $_{\rm CC}$ is the voltage supply to the OLED driver block. This regulator can be turned ON/OFF by software command 8Dh setting.

9 COMMAND TABLE

Table 9-1: Command Table

(D/C#=0, R/W#(WR#)=0, E(RD#=1) unless specific setting is stated)

$\overline{}$	ndame							•		ing io otatou)	
D/C#						D3	D2	D1	D0	Command	Description
0 81 0 A[7:		-	0 0 A ₆	A 5	A ₄	0 A ₃	0 0 A ₂		Ao		Double byte command to select 1 out of 256 contrast steps. Contrast increases as the valuincreases.
											(RESET = 7Fh)
0 A4/ <i>I</i>	\ 5	1 0	1 0			0	1 0		X ₀	Entire Display ON	A4h, X 0=0b: Resume to RAM content display (RESET) Output follows RAM content A5h, X 0=1b: Entire display ON Output ignores RAM content
0 A6/A	1 7	10	1 0			0	11			Set Normal/Inverse Display	A6h, X[0]=0b: Normal display (RESET) 0 in RAM: OFF in display panel 1 in RAM: ON in display panel A7h, X[0]=1b: Inverse display 0 in RAM: ON in display panel 1 in RAM: OFF in display panel
0 AE AF		10	1 0			1	11		Χo	Set Display ON/OFF	AEh, X[0]=0b:Display OFF (sleep mode) (RESET) AFh X[0]=1b:Display ON in normal mode

Solomon Systech Aug 2010 P 30/64 Rev 1.5 SSD1306

2. Scr	olling C	omm	and ⁻	Table)						
D/C#						D3 D2	D1 D0	Comn	and		Description
<u> </u>	26/27	00		f	F.	0	1	1		Continuous	26h, X[0]=0, Right Horizontal Scroll
h	A[7:0]	I	0 0			0	0	0	l .	Horizontal Scroll	27h, X[0]=1, Left Horizontal Scroll
6		* * ;				*	B ₂	B ₁		Setup	(Horizontal scroll by 1 column)
5	B[2:0]	* * *				*				Octup	A[7:0] : Dummy byte (Set as 00h)
b	C[2:0]	* * *				*		C ₁	Co		B[2:0] : Define start page address
ρ	D[2:0]						D ₂	D ₁	D ₀		000b - PAGEO 011b - PAGEO - PAGEO
р	E[7:0]	I	0 0			0	0	0	0		001b - PAGE1 100b - PAGE4b - PAGE7
р	F[7:0]	11	1 1			1	1	1	1		010b - PAGE2 101b - PAGE5
											C[2:0] : Set time interval between each scroll step in
											terms of frame frequency
											000b - 5 frames 100b - 3 frames
											001b - 64 frames 101b - 4 frames
											010b - 128 frames 110b - 25 frame
											011b - 256 frames 111b - 2 frame
											D[2:0] : Define end page address
											000b - PAGE0 011b - PAGE0 - PAGE6
											001b - PAGE1 100b - PAGE4b - PAGE7
											010b - PAGE2 101b - PAGE5
											The value of D[2:0] must be larger or equal
											to B[2:0]
											E[7:0] : Dummy byte (Set as 00h)
											F[7:0] : Dummy byte (Set as FFh)
D	29/2A	0 0	10			1	0	X 1	Χo	Continuous	29h, X₁X₀=01b : Vertical and Right Horizontal Scroll
b	A[2:0]	00	0 0			0	0	0	0	Vertical and	2Ah, X 1X 0=10b : Vertical and Left Horizontal Scroll
b	B[2:0]	* * *	l .			*	B_2	B ₁	B_0	Horizontal Scroll	(Horizontal scroll by 1 column)
Б	C[2:0]	* * *	*			*	C_2	C ₁	1 .	Setup	A[7:0] : Dummy byte
6	D[2:0]	* * *	* *			*	D_2	D ₁	D_0	'	
0 E[5:		*	*	 E ₅	 E4	 E ₃	E ₂	B₁ E₁	E ₀		B[2:0] : Define start page address
ρ Ε [5.	ρ ₁			-5	🗀	L 3	-2	🗀	-0		000b - PAGEO 011b - PAGEO - PAGEO
											001b - PAGE1 100b - PAGE4b - PAGE7
											010b - PAGE2 101b - PAGE5
											0100 - 1 AGE2 1010 - 1 AGE3
											C[2:0]: Set time interval between each carell step in
											C[2:0] : Set time interval between each scroll step in
											terms of frame frequency
											000b - 5 frames 100b - 3 frames
											001b - 64 frames 101b - 4 frames
											010b - 128 frames 110b - 25 frame
											011b - 256 frames 111b - 2 frame
											D[2:0] : Define end page address
											000b - PAGE0 011b - PAGE0 - PAGE6
											001b - PAGE1 100b - PAGE4b - PAGE7
											010b - PAGE2 101b - PAGE5
											The value of D[2:0] must be larger or equal
											to B[2:0]
											E[5:0] : Vertical scrolling offset
											1
											e.g. E[5:0]= 01h refer to offset =1 row
											E[5:0] =3Fh refer to offset =63 rows
											Note (1) No continuous vertical scrolling is available.
											140 Continuous vertical scrolling is available.
				1		1					

SSD1306 Rev 1.5 P 31/64 Aug 2010 Solomon Systech

	rolling C										
/C#	Hex			D5	D4	D3 D2	D1 D0	Comn	nand		Description
	2E	00	1 0			1	1	1	0	Deactivate scroll	Stop scrolling that is configured by command 26h/27h/29h/2Ah. Note (1) After sending 2Eh command to deactivate the scrolling action, the ram data needs to be rewritten.
	2F	00	10			1	1	1	1	Activate scroll	Start scrolling that is configured by the scrolling setup commands: 26h/27h/29h/2Ah with the following valid sequences: Valid command sequence 1: 26h; 2Fh. Valid command sequence 2: 27h; 2Fh. Valid command sequence 3: 29h; 2Fh. Valid command sequence 4: 2Ah; 2Fh. For example, if "26h; 2Ah; 2Fh." command issued, the setting in the last scrolling setup command i.e. 2Ah in this case, will be executed. In other words, setting in the last scrolling setup command overwrites the setting in the previous scrolling setup commands.
A[5 B[6	I -	10	1 0 * B ₆	A 5 B 5	A 4 B4	0 A ₃ B ₃	0 A ₂ B ₂	1 A ₁ B ₁	1 Ao Bo	Set Vertical Scroll Area	IA[5:0]: Set No. of rows in top fixed area. The No. of rows in top fixed area is referenced to the top of the GDDRAM (i.e. row 0). [RESET = 0] B[6:0]: Set No. of rows in scroll area. This is the number of rows to be used for vertical scrolling. The scroll area starts in the first row below the top fixed area. [RESET = 64] Note 1 A[5:0]+B[6:0] <= MUX ratio B[6:0] <= MUX ratio A[5:0] + B[6:0] <= MUX ratio (X ₅ X ₄ X ₃ X ₂ X ₁ X ₀ of 40h~7Fh) < B[6:0] The last row of the scroll area shifts to the first row of the scroll area. For 64d MUX display A[5:0] = 0, B[6:0]=64: whole area scrolls A[5:0] + B[6:0] < 64: central area scrolls A[5:0] + B[6:0] = 64: bottom area scrolls

3. A	ddressir	ig Set	ting C	omma	and Ta	ble					
D/C#	Hex	D7 D6	D5 [94 D3	D2 D	1 D0 (Comm	and			Description
0 00~	φF	0.0	0 0			X ₃	X 2	X ₁	Χo	Set Lower Column	Set the lower nibble of the column start address
										1	register for Page Addressing Mode using X[3:0] as data bits. The initial display line register is reset to 0000b after RESET.
											Note (1) This command is only for page addressing mode

 Solomon Systech
 Aug 2010
 P 32/64
 Rev 1.5
 SSD1306

3. Ad	dressi	ng Sett	ting C	omma	and Ta	able					
D/C# I	Нех	D7 D6	D5 D	4 D3	D2 D	1 D0 (Comm	and			Description
0 10~1	IF	0 0	0 1			Хз	X ₂	X ₁	Χo	Set Higher Column Start Address for Page Addressing Mode	Set the higher nibble of the column start addressing for Page Addressing Mode using X[3:0 as data bits. The initial display line register is reset to 0000b after RESET.
0 20 0 A[1:0	D]		100	000				A ₁	Ao	Set Memory Addressing Mode	(1) This command is only for page addressing mode A[1:0] = 00b, Horizontal Addressing Mode A[1:0] = 01b, Vertical Addressing Mode A[1:0] = 10b, Page Addressing Mode (RESET) A[1:0] = 11b, Invalid
0 21 0 A[6:0 0 B[6:0	-	00	1 0 0 A ₆ B ₆	0 0 1 A ₅ B ₅	A ₄ B ₄	A ₃ B ₃	A ₂ B ₂	A ₁ B ₁	A ₀ B ₀	Set Column Address	Setup column start and end address A[6:0]: Column start address, range: 0-127d, (RESET=0d) B[6:0]: Column end address, range: 0-127d, (RESET =127d) Note (1) This command is only for horizontal or vertical
0 22 0 A[2:0 0 B[2:0	_	00		010			A ₂ B ₂	A ₁ B ₁	Ao Bo	Set Page Address	addressing mode. Setup page start and end address A[2:0]: Page start Address, range: 0-7d,
0 B0~i	B7	10	110				X ₂	X ₁	Χo	Set Page Start Address for Page Addressing Mode	Set GDDRAM Page Start Address (PAGE0~PAGE7) for Page Addressing Mode using X[2:0]. Note (1) This command is only for page addressing mode

4. Ha	ardware (Config	juratio	n (Pa	nel re	solutio	on & la	ayout	related	d) Command Table	
D/C#	Hex	D7 D6	6 D5 [94 D3	D2 D	1 D0				Command	Description
0 40	~7F	01		X 5	X 4	X 3	X 2	X 1	Χo	Set Display Start Line	Set display RAM display start line register from 0-63 using X ₅ X ₃ X ₂ X ₁ X ₀ . Display start line register is reset to 000000b during RESET.
0 A0	/A1	10	100	0 0 X					0	Set Segment Re-map	A0h, X[0]=0b: column address 0 is mapped to SEG0 (RESET) A1h, X[0]=1b: column address 127 is mapped to SEG0
0 A8 0 A[5		10	101	0 0 A5	A4	A 3	A ₂	A ₁	0 A o	Set Multiplex Ratio	Set MUX ratio to N+1 MUX N=A[5:0]: from 16MUX to 64MUX, RESET= 111111b (i.e. 63d, 64MUX) A[5:0] from 0 to 14 are invalid entry.

SSD1306 Rev 1.5 P 33/64 Aug 2010 Solomon Systech

4. Hardware	. Hardware Configuration (Panel resolution & layout related) Command Table										
D/C# Hex	D7 D	6 D5 [94 D3	D2 D	1 D0				Command	Description	
0 C0/C8	1 1	0 0			X ₃ 0		0	0	Set COM Output Scan Direction	C0h, X[3]=0b: normal mode (RESET) Scan from COM0 to COM[N - 1] C8h, X[3]=1b: remapped mode. Scan from COM[N-1] to COM0 Where N is the Multiplex ratio.	
0 D3	11	0 1 0	0 1					1	Set Display Offset	Set vertical shift by COM from 0d~63d	
0 A[5:0]	* *		A 5	A 4	Аз	A 2	A 1	Αo		The value is reset to 00h after RESET.	
0 DA	11	0 1 1	0 1					0	Set COM Pins	A[4]=0b, Sequential COM pin configuration	
0 A[5:4]	0 0		A 5	A 4	0 0	1		0	Hardware Configuration	A[4]=1b(RESET), Alternative COM pin configuration	
										A[5]=0b(RESET), Disable COM Left/Right remap	
										A[5]=1b, Enable COM Left/Right remap	

5. Timing &	Driving	Sche	me Se	etting	Comn	nand ⁻	Table			
D/C#Hex	D7 D6	D5 D	4 D3	D2 D	D0 (omm	and			Description
0 D5 0 A[7:0]	1 1 A ₇	0 1 0 A ₆	1 0 1 A ₅	A 4	Аз	A 2	A ₁		Set Display Clock Divide Ratio/Oscillator Frequency	A[3:0]: Define the divide ratio (D) of the display clocks (DCLK): Divide ratio= A[3:0] + 1, RESET is 0000b (divide ratio = 1)
										A[7:4]: Set the Oscillator Frequency, Fosc. Oscillator Frequency increases with the value of A[7:4] and vice versa. RESET is 1000b Range:0000b~1111b Frequency increases as setting value increases.
0 D9	11	0 1 1	0 0 1						Set Pre-charge Perio	A[3:0] : Phase 1 period of up to 15 DCLK
0 A[7:0]	A ₇	A ₆	A 5	A 4	A ₃	A ₂	A ₁	Αo		clocks 0 is invalid entry (RESET=2h)
										A[7:4] : Phase 2 period of up to 15 DCLK clocks 0 is invalid entry (RESET=2h)
0 DB	11	0 1 1	0 1 1						Set V _{COMH} Deselect	A[6:4] Hex V COMH deselect level
0 A[6:4]	0	A ₆	A ₅	A 4 0		0	0	0	Level	code 000b 00h ~ 0.65 x Vcc 010b 20h ~ 0.77 x Vcc (RESET) 011b 30h ~ 0.83 x Vcc
0 E3	11	100	0 1 1						NOP	Command for no operation

 Solomon Systech
 Aug 2010
 P 34/64
 Rev 1.5
 SSD1306

6. Ad	6. Advance Graphic Command Table										
D/C#	Hex	D7 D	6 D5	D4 D	3		D2	D1	D0	Command	Description
p	23	0 0	10			0	0	1	1	Set Fade	A[5:4] = 00b Disable Fade Out / Blinking Mode[RESET]
þ	A[6:0]	*	*	A5	A4	A3	A2 A	1 A0		Out and	
										Blinking	A[5:4] = 10b Enable Fade Out mode.
											Once Fade Mode is enabled, contrast decrease gradually
											to all pixels OFF. Output follows RAM content when
											Fade mode is disabled.
											A[5:4] = 11b Enable Blinking mode.
											Once Blinking Mode is enabled, contrast decrease
											gradually to all pixels OFF and than contrast increase gradually to normal display. This process loop
											continuously until the Blinking mode is disabled.
											Continuously until the Billiking mode is disabled.
											A[3:0] : Set time interval for each fade step
											A[3:0] Time interval for each fade step
											0000b 8 Frames
											0001b 16 Frames
											0010b 24 Frames
											1111b 128 Frames
											TTTTD 126 Frames
											Note
											Refer to section 10.3.1 for details.
b	D6	11	0 1			0	1	1	0	Set Zoom In	A[0] = 0b Disable Zoom in Mode[RESET]
Б	A[0]		0 0			0	0	0	A0		
	"										A[0] = 1b Enable Zoom in Mode
											Note
											The panel must be in alternative COM pin
											configuration (command DAh A[4] =1)
											Refer to section 10.3.2 for details.

7. Cha	. Charge Pump Command Table										
D/C#	Hex D7		D6 D5	5	D4 D3	3 D2		D1 D0)	Command	Description
0	8D	1 0	0 0			1	1	0	1	Charge	A[2] = 0b, Disable charge pump(RESET)
þ	A[7:0]	* *	0 1			0	A 2 0		0	Pump	A[2] = 1b, Enable charge pump during display on
										Setting	
											Note (1) The Charge Pump must be enabled by the following command sequence: 8Dh; Charge Pump Setting 14h; Enable Charge Pump AFh; Display ON

Note (1) " * " stands for "Don't care".

Rev 1.5 P 35/64 Aug 2010 Solomon Systech SSD1306

Table 9-2: Read Command Table

Bit Pattern	Command	Description	
$D_7D_6D_5D_4D_3D_2D_1D_0$	Status Register Read	D[7] : Reserved	
		D[6]: " 1 " for display OFF / " 0 " for	display ON
		D[5] : Reserved	
		D[4] : Reserved	
		D[3] : Reserved	
		D[2] : Reserved	
		D[1] : Reserved	
		D[0] : Reserved	

Note

9.1 Data Read / Write

To read data from the GDDRAM, select HIGH for both the R/W# (WR#) pin and the D/C# pin for 6800-series parallel mode and select LOW for the E (RD#) pin and HIGH for the D/C# pin for 8080-series parallel mode. No data read is provided in serial mode operation.

In normal data read mode the GDDRAM column address pointer will be increased automatically by one after each data read.

Also, a dummy read is required before the first data read.

To write data to the GDDRAM, select LOW for the R/W# (WR#) pin and HIGH for the D/C# pin for both 6800-series parallel mode and 8080-series parallel mode. The serial interface mode is always in write mode. The GDDRAM column address pointer will be increased automatically by one after each data write.

Table 9-3: Address increment table (Automatic)

D/C#	R/W# (WR#)	Comment	Address Increment
0 0		Write Command	No
0 1		Read Status	No
10		Write Data	Yes
11		Read Data	Yes

Solomon Systech Aug 2010 P 36/64 Rev 1.5 SSD1306

Patterns other than those given in the Command Table are prohibited to enter the chip as a command; as unexpected results can occur.

10 COMMAND DESCRIPTIONS

10.1 Fundamental Command

10.1.1 Set Lower Column Start Address for Page Addressing Mode (00h~0Fh)

This command specifies the lower nibble of the 8-bit column start address for the display data RAM under Page Addressing Mode. The column address will be incremented by each data access. Please refer to Section Table 9-1 and Section 10.1.3 for details.

10.1.2 Set Higher Column Start Address for Page Addressing Mode (10h~1Fh)

This command specifies the higher nibble of the 8-bit column start address for the display data RAM under Page Addressing Mode. The column address will be incremented by each data access. Please refer to Section Table 9-1 and Section 10.1.3 for details.

10.1.3 Set Memory Addressing Mode (20h)

There are 3 different memory addressing mode in SSD1306: page addressing mode, horizontal addressing mode and vertical addressing mode. This command sets the way of memory addressing into one of the above three modes. In there,

"COL" means the graphic display data RAM column.

Page addressing mode (A[1:0]=10xb)

In page addressing mode, after the display RAM is read/written, the column address pointer is increased automatically by 1. If the column address pointer reaches column end address, the column address pointer is reset to column start address and page address pointer is not changed. Users have to set the new page and column addresses in order to access the next page RAM content. The sequence of movement of the PAGE and column address point for page addressing mode is shown in Figure 10-1.

 COL0
 COL 1

 COL 126
 COL 127

 PAGE0


Figure 10-1: Address Pointer Movement of Page addressing mode

In normal display data RAM read or write and page addressing mode, the following steps are required to define the starting RAM access pointer location:

- ? Set the page start address of the target display location by command B0h to B7h.
- ? Set the lower start column address of pointer by command 00h~0Fh.
- ? Set the upper start column address of pointer by command 10h~1Fh.

For example, if the page address is set to B2h, lower column address is 03h and upper column address is 10h, then that means the starting column is SEG3 of PAGE2. The RAM access pointer is located as shown in Figure 10-2. The input data byte will be written into RAM position of column 3.

Figure 10-2: Example of GDDRAM access pointer setting in Page Addressing Mode (No row and column-remapping)



SSD1306 Rev 1.5 P 37/64 Aug 2010 Solomon Systech

Horizontal addressing mode (A[1:0]=00b)

In horizontal addressing mode, after the display RAM is read/written, the column address pointer is increased automatically by 1. If the column address pointer reaches column end address, the column address pointer is reset to column start address and page address pointer is increased by 1. The sequence of movement of the page and column address point for horizontal addressing mode is shown in Figure 10-3. When both column and page address pointers reach the end address, the pointers are reset to column start address and page start address (Dotted line in Figure 10-3.)

 COL0
 COL 1

 COL 126
 COL 127

 PAGE0
 PAGE1

 PAGE6
 PAGE7

Figure 10-3: Address Pointer Movement of Horizontal addressing mode

Vertical addressing mode: (A[1:0]=01b)

In vertical addressing mode, after the display RAM is read/written, the page address pointer is increased automatically by 1. If the page address pointer reaches the page end address, the page address pointer is reset to page start address and column address pointer is increased by 1. The sequence of movement of the page and column address point for vertical addressing mode is shown in Figure 10-4. When both column and page address pointers reach the end address, the pointers are reset to column start address and page start address (Dotted line in Figure 10-4.)




Figure 10-4: Address Pointer Movement of Vertical addressing mode

In normal display data RAM read or write and horizontal / vertical addressing mode, the following steps are required to define the RAM access pointer location:

- ? Set the column start and end address of the target display location by command 21h.
- ? Set the page start and end address of the target display location by command 22h. Example is shown in Figure 10-5.

10.1.4 Set Column Address (21h)

This triple byte command specifies column start address and end address of the display data RAM. This command also sets the column address pointer to column start address. This pointer is used to define the current read/write column address in graphic display data RAM. If horizontal address increment mode is enabled by command 20h, after finishing read/write one column data, it is incremented automatically to the next column address. Whenever the column address pointer finishes accessing the end column address, it is reset back to start column address and the row address is incremented to the next row.

Solomon Systech Aug 2010 P 38/64 Rev 1.5 SSD1306

10.1.5 Set Page Address (22h)

This triple byte command specifies page start address and end address of the display data RAM. This command also sets the page address pointer to page start address. This pointer is used to define the current read/write page address in graphic display data RAM. If vertical address increment mode is enabled by command 20h, after finishing read/write one page data, it is incremented automatically to the next page address. Whenever the page address pointer finishes accessing the end page address, it is reset back to start page address.

The figure below shows the way of column and page address pointer movement through the example: column start address is set to 2 and column end address is set to 125, page start address is set to 1 and page end address is set to 6; Horizontal address increment mode is enabled by command 20h. In this case, the graphic display data RAM column accessible range is from column 2 to column 125 and from page 1 to page 6 only. In addition, the column address pointer is set to 2 and page address pointer is set to 1. After finishing read/write one pixel of data, the column address is increased automatically by 1 to access the next RAM location for next read/write operation (solid line in Figure 10-5). Whenever the column address pointer finishes accessing the end column 125, it is reset back to column 2 and page address is automatically increased by 1 (solid line in Figure 10-5). While the end page 6 and end column 125 RAM location is accessed, the page address is reset back to 1 and the column address is reset back to 2 (dotted line in Figure 10-5).




Figure 10-5: Example of Column and Row Address Pointer Movement

10.1.6 Set Display Start Line (40h~7Fh)

This command sets the Display Start Line register to determine starting address of display RAM, by selecting a value from 0 to 63. With value equal to 0, RAM row 0 is mapped to COM0. With value equal to 1, RAM row 1 is mapped to COM0 and so on.

Refer to Table 10-1 for more illustrations.

10.1.7 Set Contrast Control for BANK0 (81h)

This command sets the Contrast Setting of the display. The chip has 256 contrast steps from 00h to FFh. The segment output current increases as the contrast step value increases.

10.1.8 Set Segment Re-map (A0h/A1h)

This command changes the mapping between the display data column address and the segment driver. It allows flexibility in OLED module design. Please refer to Table 9-1.

This command only affects subsequent data input. Data already stored in GDDRAM will have no changes.

SSD1306 Rev 1.5 P 39/64 Aug 2010 Solomon Systech

10.1.9 Entire Display ON (A4h/A5h)

A4h command enable display outputs according to the GDDRAM contents.

If A5h command is issued, then by using A4h command, the display will resume to the GDDRAM contents.

In other words, A4h command resumes the display from entire display

" ON" stage.

SS

A5h command forces the entire display to be

" ON", regardless of the contents of the display data RAM.

10.1.10 Set Normal/Inverse Display (A6h/A7h)

This command sets the display to be either normal or inverse. In normal display a RAM data of 1 indicates an "ON" pixel while in inverse display a RAM data of 0 indicates an "ON" pixel.

10.1.11 Set Multiplex Ratio (A8h)

This command switches the default 63 multiplex mode to any multiplex ratio, ranging from 16 to 63. The output pads COM0~COM63 will be switched to the corresponding COM signal.

10.1.12 Set Display ON/OFF (AEh/AFh)

These single byte commands are used to turn the OLED panel display ON or OFF.

When the display is ON, the selected circuits by Set Master Configuration command will be turned ON. When the display is OFF, those circuits will be turned OFF and the segment and common output are in V state and high impedance state, respectively. These commands set the display to one of the two states:

AEh : Display OFFAFh : Display ON

Figure 10-6: Transition between different modes



10.1.13 Set Page Start Address for Page Addressing Mode (B0h~B7h)

This command positions the page start address from 0 to 7 in GDDRAM under Page Addressing Mode. Please refer to Table 9-1 and Section 10.1.3 for details.

10.1.14 Set COM Output Scan Direction (C0h/C8h)

This command sets the scan direction of the COM output, allowing layout flexibility in the OLED module design. Additionally, the display will show once this command is issued. For example, if this command is sent during normal display then the graphic display will be vertically flipped immediately. Please refer to Table 10-3 for details.

10.1.15 Set Display Offset (D3h)


This is a double byte command. The second command specifies the mapping of the display start line to one of COM0~COM63 (assuming that COM0 is the display start line then the display start line register is equal to 0).

For example, to move the COM16 towards the COM0 direction by 16 lines the 6-bit data in the second byte should be given as 010000b. To move in the opposite direction by 16 lines the 6-bit data should be given by 64 – 16, so the second byte would be 100000b. The following two tables (Table 10-1, Table 10-2) show the example of setting the command C0h/C8h and D3h.

Solomon Systech Aug 2010 P 40/64 Rev 1.5 SSD1306

Table 10-1: Example of Set Display Offset and Display Start Line with no Remap


		64		64		n4		50		50		56	Set MUX (attin/A8th)
		04	L	04		04	I	50 1	L	50		50	Set MOX Tatio(ASH)
ardware	No	rmal	Nor	mal	Nor	mal	Nor	mal	No	rmal	Nor	mal	COM Normal / Remapped (C0h / C8h)
		0		8		0		0		8		0	Display offset (D3h)
in name COM0	Row0	RAM0	Row8	RAM8	Row0	RAM8	Row0	RAM0	Row8	RAM8	Row0	RAM8	Display start line (40h - 7Fh)
COM1	Row1	RAM1	Row9	RAM9	Row1	RAM9	Row1	RAM1	Row9	RAM9	Row1	RAM9	
COM2	Row2	RAM2	Row10	RAM10	Row2	RAM10	Row2	RAM2	Row10	RAM10	Row1	RAM10	
COM3	Row3	RAM3	Row10	RAM11	Row3	RAM11	Row3	RAM3	Row10	RAM11	Row3	RAM11	
COM4	Row4	RAM4	Row12	RAM12	Row4	RAM12	Row4	RAM4	Row12	RAM12	Row4	RAM12	
	1				1		1		1				
COM5	Row5	RAM5	Row13	RAM13	Row5	RAM13	Row5	RAM5	Row13	RAM13	Row5	RAM13	
COM6	Row6	RAM6	Row14	RAM14	Row6	RAM14	Row6	RAM6	Row14	RAM14	Row6	RAM14	
COM7	Row7	RAM7	Row15	RAM15	Row7	RAM15	Row7	RAM7	Row15	RAM15	Row7	RAM15	
COM8	Row8	RAM8	Row16	RAM16	Row8	RAM16	Row8	RAM8	Row16	RAM16	Row8	RAM16	
COM9	Row9	RAM9	Row17	RAM17	Row9	RAM17	Row9	RAM9	Row17	RAM17	Row9	RAM17	
COM10	Row10	RAM10	Row18	RAM18	Row10	RAM18	Row10	RAM10	Row18	RAM18	Row10	RAM18	
COM11	Row11	RAM11	Row19	RAM19	Row11	RAM19	Row11	RAM11	Row19	RAM19	Row11	RAM19	
COM12	Row12	RAM12	Row20	RAM20	Row12	RAM20	Row12	RAM12	Row20	RAM20	Row12	RAM20	
COM13	Row13	RAM13	Row21	RAM21	Row13	RAM21	Row13	RAM13	Row21	RAM21	Row13	RAM21	
COM14	Row14	RAM14	Row22	RAM22	Row14	RAM22	Row14	RAM14	Row22	RAM22	Row14	RAM22	
COM15	Row15	RAM15	Row23	RAM23	Row15	RAM23	Row15	RAM15	Row23	RAM23	Row15	RAM23	
COM16	Row16	RAM16	Row24	RAM24	Row16	RAM24	Row16	RAM16	Row24	RAM24	Row16	RAM24	
COM17	Row17	RAM17	Row25	RAM25	Row17	RAM25	Row17	RAM17	Row25	RAM25	Row17	RAM25	
COM18	Row18	RAM18	Row26	RAM26	Row18	RAM26	Row18	RAM18	Row26	RAM26	Row18	RAM26	
COM19	Row19	RAM19	Row27	RAM27	Row19	RAM27	Row19	RAM19	Row27	RAM27	Row19	RAM27	
COM20	Row20	RAM20	Row28	RAM28	Row20	RAM28	Row20	RAM20	Row28	RAM28	Row20	RAM28	
COM21	Row21	RAM21	Row29	RAM29	Row21	RAM29	Row21	RAM21	Row29	RAM29	Row21	RAM29	
COM22	Row22	RAM22	Row30	RAM30	Row22	RAM30	Row22	RAM22	Row30	RAM30	Row22	RAM30	
COM23	Row23	RAM23	Row31	RAM31	Row23	RAM31	Row23	RAM23	Row31	RAM31	Row23	RAM31	
COM24	Row24	RAM24	Row32	RAM32	Row24	RAM32	Row24	RAM24	Row32	RAM32	Row24	RAM32	
COM25	Row25	RAM25	Row33	RAM33	Row25	RAM33	Row25	RAM25	Row33	RAM33	Row25	RAM33	
COM26	Row26	RAM26	Row34	RAM34	Row26	RAM34	Row26	RAM26	Row34	RAM34	Row26	RAM34	
COM27	Row27	RAM27	Row35	RAM35	Row27	RAM35	Row27	RAM27	Row35	RAM35	Row27	RAM35	
COM27 COM28	Row27	RAM28	Row36	RAM36		RAM36	Row27	RAM28	_	RAM36		RAM36	
			_		Row28				Row36		Row28		
COM29	Row29	RAM29	Row37	RAM37	Row29	RAM37	Row29	RAM29	Row37	RAM37	Row29	RAM37	
COM30	Row30	RAM30	Row38	RAM38	Row30	RAM38	Row30	RAM30	Row38	RAM38	Row30	RAM38	
COM31	Row31	RAM31	Row39	RAM39	Row31	RAM39	Row31	RAM31	Row39	RAM39	Row31	RAM39	
COM32	Row32	RAM32	Row40	RAM40	Row32	RAM40	Row32	RAM32	Row40	RAM40	Row32	RAM40	
COM33	Row33	RAM33	Row41	RAM41	Row33	RAM41	Row33	RAM33	Row41	RAM41	Row33	RAM41	
COM34	Row34	RAM34	Row42	RAM42	Row34	RAM42	Row34	RAM34	Row42	RAM42	Row34	RAM42	
COM35	Row35	RAM35	Row43	RAM43	Row35	RAM43	Row35	RAM35	Row43	RAM43	Row35	RAM43	
COM36	Row36	RAM36	Row44	RAM44	Row36	RAM44	Row36	RAM36	Row44	RAM44	Row36	RAM44	
COM37	Row37	RAM37	Row45	RAM45	Row37	RAM45	Row37	RAM37	Row45	RAM45	Row37	RAM45	
СОМ38	Row38	RAM38	Row46	RAM46	Row38	RAM46	Row38	RAM38	Row46	RAM46	Row38	RAM46	
COM39	Row39	RAM39	Row47	RAM47	Row39	RAM47	Row39	RAM39	Row47	RAM47	Row39	RAM47	
COM40	Row40	RAM40	Row48	RAM48	Row40	RAM48	Row40	RAM40	Row48	RAM48	Row40	RAM48	
COM41	Row41	RAM41	Row49	RAM49	Row41	RAM49	Row41	RAM41	Row49	RAM49	Row41	RAM49	
COM42	Row42	RAM42	Row50	RAM50	Row42	RAM50	Row42	RAM42	Row50	RAM50	Row42	RAM50	
COM43	Row43	RAM43	Row51	RAM51	Row43	RAM51	Row43	RAM43	Row51	RAM51	Row43	RAM51	
COM44	Row44	RAM44	Row52	RAM52	Row44	RAM52	Row44	RAM44	Row52	RAM52	Row44	RAM52	
COM45	Row45	RAM45	Row53	RAM53	Row45	RAM53	Row45	RAM45	Row53	RAM53	Row45	RAM53	
COM46	Row46	RAM46	Row54	RAM54	Row46	RAM54	Row46	RAM46	Row54	RAM54	Row46	RAM54	
COM47	Row47	RAM47	Row55	RAM55	Row47	RAM55	Row47	RAM47	Row55	RAM55	Row47	RAM55	
COM48	Row48	RAM48	Row56	RAM56	Row48	RAM56	Row48	RAM48			Row48	RAM56	
COM49	Row49	RAM49	Row57	RAM57	Row49	RAM57	Row49	RAM49			Row49	RAM57	
COM50	Row50	RAM50	Row58	RAM58	Row50	RAM58	Row50	RAM50	<u> </u>		Row50	RAM58	
COM51	Row51	RAM51	Row59	RAM59	Row51	RAM59	Row51	RAM51			Row51	RAM59	
COM51	Row52	RAM52	Row60	RAM60	Row52	RAM60	Row52	RAM52		1	Row52	RAM60	
COM52 COM53	Row53	RAM53	_	RAM61	_	RAM61	Row53	RAM53	<u> </u>	-	_	RAM61	
COM53 COM54	Row53	RAM54	Row61 Row62	RAM61 RAM62	Row53 Row54	RAM61 RAM62	Row53	RAM53	—	-	Row53 Row54	RAM62	
COM55	Row55	RAM55	Row62 Row63	RAM63	Row55	RAM63	Row55	RAM55	-		Row55	RAM63	
	_		_		_		_		_		_		
COM56	Row56	RAM56	Row0	RAM0	Row56	RAM0	-	-	Row0	RAM0	· ·	-	
COM57	Row57	RAM57	Row1	RAM1	Row57	RAM1	-	-	Row1	RAM1	<u> </u>	-	
COM58	Row58	RAM58	Row2	RAM2	Row58	RAM2	-		Row2	RAM2		-	
COM59	Row59	RAM59	Row3	RAM3	Row59	RAM3	-	-	Row3	RAM3	-	-	
COM60	Row60	RAM60	Row4	RAM4	Row60	RAM4	-	-	Row4	RAM4	-	-	
COM61	Row61	RAM61	Row5	RAM5	Row61	RAM5	-	-	Row5	RAM5		-	
COM62	Row62	RAM62	Row6	RAM6	Row62	RAM6	-	-	Row6	RAM6	· ·	-	
COM63	Row63	RAM63	Row7	RAM7	Row63	RAM7	-	-	Row7	RAM7	-	-	
isplay		(a)		(b)	1	(c)	,	'd)		(e)		(f)	
xamples	I	(a)	1	(~)	1 '	(c)	I '	(d)	1	(e)	I	(f)	I



SSD1306 Rev 1.5 P 41/64 Aug 2010 Solomon Systech

Table 10-2 :Example of Set Display Offset and Display Start Line with Remap

							Ou	tput							1
	-	4		34	- 6		4	8		18		8		18	Set MUX ratio(A8h)
Hardwara	Rei	map	Re	map	Rer	nap	Rei	map	Re	map	Rei	map	Re	map	COM Normal / Remapped (C0h / C8h)
Hardware pin name	(3						8)		8	Display offset (D3h) Display start line (40h - 7Fh)
COM0	Row63	RAMGS	Row7	RAM7	Rew63	RAM7	Row 17	RAM47			Row47	RAMEE			Display start line (1011 1111)
COM1	Row62	RAM62	Row6	RAM6	Row62	RAM6	Row46	RAM46	-	<u> </u>	Row46	RAM54		<u> </u>	
COM2	Row61	RAM61	Row5	RAM5	Row61	RAM5	Row45	RAM45		<u> </u>	Row45	RAM53	<u> </u>	<u> </u>	
СОМЗ	Row60	RAM60	Row4	RAM4	Row60	RAM4	Row44	RAM44	-	<u> </u>	Row44	RAM52		-	
COM4	Row59	RAM59	Row3	RAM3	Row59	RAM3	Row43	RAM43	-	<u> </u>	Row43	RAM51	-	-	
COM5	Row58	RAM58	Row2	RAM2	Row58	RAM2	Row42	RAM42	-	-	Row42	RAM50	-	-	
COM6	Row57	RAM57	Row1	RAM1	Row57	RAM1	Row41	RAM41	-	_	Row41	RAM49	-	_	
COM7	Row56	RAM56	Row0	RAM0	Row56	RAM0	Row40	RAM40	- Dow47	D 0 1 4 4 7	Row40	RAM48	- Dow47	DAM63	
COM8 COM9	Row55 Row54	RAM55 RAM54	Row63 Row62	RAM63 RAM62	Row55 Row54	RAM63 RAM62	Row39 Row38	RAM39 RAM38	Row47 Row46	RAM47 RAM46	Row39 Row38	RAM47 RAM46	Row47 Row46	RAM63 RAM62	
COM10	Row53	RAM53	Row61	RAM61	Row53	RAM61	Row37	RAM37	Row45	RAM45	Row37	RAM45	Row45	RAM61	
COM11	Row52	RAM52	Row60	RAM60	Row52	RAM60	Row36	RAM36	Row44	RAM44	Row36	RAM44	Row44	RAM60	
COM12	Row51	RAM51	Row59	RAM59	Row51	RAM59	Row35	RAM35	Row43	RAM43	Row35	RAM43	Row43	RAM59	
COM13	Row50	RAM50	Row58	RAM58	Row50	RAM58	Row34	RAM34	Row42	RAM42	Row34	RAM42	Row42	RAM58	
COM14	Row49	RAM49	Row57	RAM57	Row49	RAM57	Row33	RAM33	Row41	RAM41	Row33	RAM41	Row41	RAM57	
COM15	Row48	RAM48	Row56	RAM56	Row48	RAM56	Row32	RAM32	Row40	RAM40	Row32	RAM40	Row40	RAM56	
COM16	Row47	RAM47	Row55	RAM55	Row47	RAM55	Row31	RAM31	Row39	RAM39	Row31	RAM39	Row39	RAM55	
COM17	Row46	RAM46	Row54	RAM54	Row46	RAM54	Row30	RAM30	Row38	RAM38	Row30	RAM38	Row38	RAM54	
COM18 COM19	Row45 Row44	RAM45 RAM44	Row53 Row52	RAM53 RAM52	Row45 Row44	RAM53 RAM52	Row29 Row28	RAM29 RAM28	Row37 Row36	RAM37 RAM36	Row29 Row28	RAM37 RAM36	Row37 Row36	RAM53 RAM52	
COM19 COM20	Row44 Row43	RAM43	Row52 Row51	RAM51	Row44 Row43	RAM51	Row28 Row27	RAM27	Row35	RAM35	Row28 Row27	RAM35	Row35	RAM51	
COM20 COM21	Row43	RAM42	Row51	RAM50	Row43 Row42	RAM50	Row27	RAM26	Row35	RAM34	Row27	RAM34	Row34	RAM50	
COM22	Row41	RAM41	Row49	RAM49	Row41	RAM49	Row25	RAM25	Row33	RAM33	Row25	RAM33	Row33	RAM49	
COM23	Row40	RAM40	Row48	RAM48	Row40	RAM48	Row24	RAM24	Row32	RAM32	Row24	RAM32	Row32	RAM48	
COM24	Row39	RAM39	Row47	RAM47	Row39	RAM47	Row23	RAM23	Row31	RAM31	Row23	RAM31	Row31	RAM47	
COM25	Row38	RAM38	Row46	RAM46	Row38	RAM46	Row22	RAM22	Row30	RAM30	Row22	RAM30	Row30	RAM46	
COM26	Row37	RAM37	Row45	RAM45	Row37	RAM45	Row21	RAM21	Row29	RAM29	Row21	RAM29	Row29	RAM45	
COM27	Row36	RAM36	Row44	RAM44	Row36	RAM44	Row20	RAM20	Row28	RAM28	Row20	RAM28	Row28	RAM44	
COM28	Row35	RAM35	Row43	RAM43	Row35	RAM43	Row19	RAM19	Row27	RAM27	Row19	RAM27	Row27	RAM43	
COM29	Row34 Row33	RAM34 RAM33	Row42	RAM42	Row34	RAM42 RAM41	Row18	RAM18	Row26	RAM26 RAM25	Row18	RAM26 RAM25	Row26	RAM42 RAM41	
COM30 COM31	Row33	RAM32	Row41	RAM41 RAM40	Row33 Row32		Row17 Row16	RAM17 RAM16	Row25 Row24	RAM24	Row17 Row16	RAM24	Row25 Row24	RAM40	
COM31	Row32	RAM31	Row40 Row39	RAM39	Row32 Row31	RAM40 RAM39	Row16	RAM15	Row24 Row23	RAM23	Row15	RAM23	Row24 Row23	RAM39	
COM33	Row30	RAM30	Row38	RAM38	Row30	RAM38	Row13	RAM14	Row23	RAM22	Row14	RAM22	Row22	RAM38	
COM34	Row29	RAM29	Row37	RAM37	Row29	RAM37	Row13	RAM13	Row21	RAM21	Row13	RAM21	Row21	RAM37	
COM35	Row28	RAM28	Row36	RAM36	Row28	RAM36	Row12	RAM12	Row20	RAM20	Row12	RAM20	Row20	RAM36	
COM36	Row27	RAM27	Row35	RAM35	Row27	RAM35	Row11	RAM11	Row19	RAM19	Row11	RAM19	Row19	RAM35	
COM37	Row26	RAM26	Row34	RAM34	Row26	RAM34	Row10	RAM10	Row18	RAM18	Row10	RAM18	Row18	RAM34	
COM38	Row25	RAM25	Row33	RAM33	Row25	RAM33	Row9	RAM9	Row17	RAM17	Row9	RAM17	Row17	RAM33	
COM39	Row24	RAM24	Row32	RAM32	Row24	RAM32	Row8	RAM8	Row16	RAM16	Row8	RAM16	Row16	RAM32	
COM40	Row23	RAM23	Row31	RAM31	Row23	RAM31	Row7	RAM7	Row15	RAM15	Row7	RAM15	Row15	RAM31	
COM41 COM42	Row22 Row21	RAM22 RAM21	Row30 Row29	RAM30 RAM29	Row22 Row21	RAM30 RAM29	Row6 Row5	RAM6 RAM5	Row14 Row13	RAM14 RAM13	Row6 Row5	RAM14 RAM13	Row14 Row13	RAM30 RAM29	
COM42 COM43	Row21	RAM20	Row29 Row28	RAM28	Row21	RAM28	Rows Row4	RAM4	Row13	RAM12	Rows Row4	RAM12	Row13	RAM28	
COM44	Row19	RAM19	Row28	RAM27	Row19	RAM27	Row3	RAM3	Row12 Row11	RAM11	Row8	RAM11	Row12	RAM27	
COM45	Row18	RAM18	Row26	RAM26	Row18	RAM26	Row2	RAM2	Row10	RAM10	Row2	RAM10	Row10	RAM26	
COM46	Row17	RAM17	Row25	RAM25	Row17	RAM25	Row1	RAM1	Row9	RAM9	Rowl	RAM9	Row9	RAM25	
COM47	Row16	RAM16	Row24	RAM24	Row16	RAM24	Row0	RAM0	Row8	RAM8	Row0	RAM8	Row8	RAM24	
COM48	Row15	RAM15	Row23	RAM23	Row15	RAM23	-	-	Row7	RAM7	-	-	Row7	RAM23	
COM49	Row14	RAM14	Row22	RAM22	Row14	RAM22	-	-	Row6	RAM6	-	-	Row6	RAM22	
COM50	Row13	RAM13	Row21	RAM21	Row13	RAM21	-	-	Row5	RAM5	-	-	Row5	RAM21	
COM51	Row12	RAM12	Row20	RAM20	Row12	RAM20	-	-	Row4	RAM4	-	-	Row4	RAM20	
COM52 COM53	Row11 Row10	RAM11 RAM10	Row19 Row18	RAM19 RAM18	Row11 Row10	RAM19 RAM18	-	-	Row3 Row2	RAM3 RAM2	-	-	Row3 Row2	RAM19 RAM18	
COM54	Row10	RAM9	Row16	RAM17	Row10	RAM17	-		Row2	RAM1	-		Row2	RAM17	
COM55	Row8	RAM8	Row16	RAM16	Row8	RAM16	-	-	Row0	RAMO	-	-	Row0	RAM16	
COM56	Row7	RAM7	Row15	RAM15	Row7	RAM15	-	-	-	-	-	-	-	-	
COM57	Row6	RAM6	Row14	RAM14	Row6	RAM14	-	-	-	-	-	-	-	-	
COM58	Row5	RAM5	Row13	RAM13	Row5	RAM13	-	-	-	-	-	-	-	-	
COM59	Row4	RAM4	Row12	RAM12	Row4	RAM12	-	-	-	-	-	-	-	-	
COM60	Row3	RAM3	Row11	RAM11	Row3	RAM11	-	-	-	-	-	-	-	-	
COM61	Row2	RAM2	Row10	RAM10	Row2	RAM10	-	-	-	-	-	-	-	-	
COM62	Row1	RAM1	Row9	RAM9	Row1	RAM9	-	-	-	-	-	-	-	-	
COM63	Row0	RAM0	Row8	RAM8	Row0	RAM8	-	-	-	-	-	-	<u> </u>	-	
Display	(a	a)	(l	o)	(0	c)	((d)	(e)	(*	f)	(g)	I
examples	,	•	<u> </u>						<u> </u>	*					



Solomon Systech Aug 2010 P 42/64 Rev 1.5 SSD1306

10.1.16 Set Display Clock Divide Ratio/ Oscillator Frequency (D5h)

This command consists of two functions:

? Display Clock Divide Ratio (D)(A[3:0])
Set the divide ratio to generate DCLK (Display Clock) from CLK. The divide ratio is from 1 to 16, with reset value = 1. Please refer to section 8.3 for the details relationship of DCLK and CLK.

? Oscillator Frequency (A[7:4])

Program the oscillator frequency Fosc that is the source of CLK if CLS pin is pulled high. The 4-bit value results in 16 different frequency settings available as shown below. The default setting is 1000b.




Figure 10-7: Oscillator frequency setting

10.1.17 Set Pre-charge Period (D9h)


This command is used to set the duration of the pre-charge period. The interval is counted in number of DCLK, where RESET equals 2 DCLKs.

SSD1306 Rev 1.5 P 43/64 Aug 2010 Solomon Systech


10.1.18 Set COM Pins Hardware Configuration (DAh)

This command sets the COM signals pin configuration to match the OLED panel hardware layout. The table below shows the COM pin configuration under different conditions (for MUX ratio =64):


Table 10-3 : COM Pins Hardware Configuration



Solomon Systech Aug 2010 P 44/64 Rev 1.5 SSD1306



SSD1306 Rev 1.5 P 45/64 Aug 2010 Solomon Systech



10.1.19 Set Vcomh Deselect Level (DBh)

This command adjusts the V_{COMH} regulator output.

10.1.20 NOP (E3h)

No Operation Command

10.1.21 Status register Read

This command is issued by setting D/C# ON LOW during a data read (See Figure 13-1 to Figure 13-2 for parallel interface waveform). It allows the MCU to monitor the internal status of the chip. No status read is provided for serial mode.

10.1.22 Charge Pump Setting (8Dh)

This command controls the ON/OFF of the Charge Pump. The Charge Pump must be enabled by the following command sequence:

8Dh; Charge Pump Setting 14h; Enable Charge Pump

AFh; Display ON

Solomon Systech Aug 2010 P 46/64 Rev 1.5 SSD1306

10.2 Graphic Acceleration Command

10.2.1 Horizontal Scroll Setup (26h/27h)

This command consists of consecutive bytes to set up the horizontal scroll parameters and determines the scrolling start page, end page and scrolling speed.

Before issuing this command the horizontal scroll must be deactivated (2Eh). Otherwise, RAM content may be corrupted.

The SSD1306 horizontal scroll is designed for 128 columns scrolling. The following two figures (Figure 10-8, Figure 10-9, Figure 10-10) show the examples of using the horizontal scroll:


одшо SGFR 30LV 4**С**Ш 50ш **1-Ст** 27 GES CAT COLLO 424-CIES 57+GIIIS CONT-C) LINO 77 GES **Original Setting** 7 TGES 27 CIES CATAL COLLEG 57+Chin GAT CILLO 12+GES 427 GES After one scroll ОСШО 2GLLS $3G_{\text{LL}}$ 4GLL 1 Gus step

Figure 10-8: Horizontal scroll example: Scroll RIGHT by 1 column

Figure 10-9: Horizontal scroll example: Scroll LEFT by 1 column

Original Setting	ОШО	1 CLUS	2GILS	одшо	4GLIO	5ОШО	 	 3N + O±O	carl CπΩ	474−CJLUO	итр-чи	ഗ്ന്റ—ക്ത	スキ GES
After one scroll step	1 GLES	2 GLL5	റ റ്റിക്ക	4 G 🔟	5 Сти	രവധാ	 	 ᠬᡘᠰ᠆ᠿᡅ	421 -Сшо	ω⊬Ошо	യ+വധ	лун-ОшО	ООШО

Figure 10-10: Horizontal scrolling setup example



SSD1306 **Rev 1.5** P 47/64 Aug 2010 Solomon Systech

10.2.2 Continuous Vertical and Horizontal Scroll Setup (29h/2Ah)

This command consists of 6 consecutive bytes to set up the continuous vertical scroll parameters and determines the scrolling start page, end page, scrolling speed and vertical scrolling offset.

The bytes B[2:0], C[2:0] and D[2:0] of command 29h/2Ah are for the setting of the continuous horizontal scrolling. The byte E[5:0] is for the setting of the continuous vertical scrolling offset. All these bytes together are for the setting of continuous diagonal (horizontal + vertical) scrolling. If the vertical scrolling offset byte E[5:0] is set to zero, then only horizontal scrolling is performed (like command 26/27h).

Before issuing this command the scroll must be deactivated (2Eh). Otherwise, RAM content may be corrupted. The following figure (Figure 10-11) show the example of using the continuous vertical and horizontal scroll:




Figure 10-11: Continuous Vertical and Horizontal scrolling setup example

Solomon Systech Aug 2010 P 48/64 Rev 1.5 SSD1306

10.2.3 Deactivate Scroll (2Eh)

This command stops the motion of scrolling. After sending 2Eh command to deactivate the scrolling action, the ram data needs to be rewritten.

10.2.4 Activate Scroll (2Fh)

This command starts the motion of scrolling and should only be issued after the scroll setup parameters have been defined by the scrolling setup commands:26h/27h/29h/2Ah. The setting in the last scrolling setup command overwrites the setting in the previous scrolling setup commands.

The following actions are prohibited after the scrolling is activated

- 1. RAM access (Data write or read)
- 2. Changing the horizontal scroll setup parameters

10.2.5 Set Vertical Scroll Area(A3h)

This command consists of 3 consecutive bytes to set up the vertical scroll area. For the continuous vertical scroll function (command 29/2Ah), the number of rows that in vertical scrolling can be set smaller or equal to the MUX ratio.

SSD1306 Rev 1.5 P 49/64 Aug 2010 Solomon Systech

10.3 Advance Graphic Command

10.3.1 Set Fade Out and Blinking (23h)

This command allow to set the fade mode and adjust the time interval for each fade step. Below figures show the example of Fade Out mode and Blinking mode.

Figure 10-12: Example of Fade Out mode





Figure 10-13: Example of Blinking mode



10.3.2 Set Zoom In (D6h)

Under Zoom in mode, one row of display contents is expanded into two rows on the display. That is, contents of row0~31 fill the whole display panel of 64 rows. It should be notice that the panel must be in alternative COM pin configuration (command DAh A[4] =1) for zoom in function.

Figure 10-14: Example of Zoom In



Solomon Systech Aug 2010 P 50/64 Rev 1.5 SSD1306

11 MAXIMUM RATINGS

Table 11-1: Maximum Ratings (Voltage Referenced to VSS)

Symbol Parame	eter	Value	Unit
V_{DD}		-0.3 to +4	V
V BAT	Supply Voltage	-0.3 to +5	V
V _{CC}		0 to 16	V
V _{SEG}	SEG output voltage	0 to V _{CC} V	
Vсом	COM output voltage	0 to 0.9*V cc V	
V _{in} Input	voltage	V_{SS} -0.3 to V_{DD} +0.3	/
T _A	Operating Temperature	-40 to +85	оС
T _{stg}	Storage Temperature Range	-65 to +150	оС

Maximum ratings are those values beyond which damages to the device may occur. Functional operation should be restricted to the limits in the Electrical Characteristics tables or Pin Description section

This device may be light sensitive. Caution should be taken to avoid exposure of this device to any light source during normal operation. This device is not radiation protected.

SSD1306 Rev 1.5 P 51/64 Aug 2010 Solomon Systech

12 DC CHARACTERISTICS

Condition (Unless otherwise specified):

Voltage referenced to V_{SS}

 $V_{DD} = 1.65 \text{ to } 3.3 \text{V}$

T_A = 25 ℃

Table 12-1: DC Characteristics

Symbol Par	ameter	Test Condition	Min	Тур	Max	Unit
V cc Operat	ing Voltage _	-	7	-	15	V
V _{DD}	Logic Supply Voltage	-	1.65	-	3.3	V
V _{BAT}	Charge Pump Regulator Supply Voltage	- 3.3		-	4.2	V
Charge Pump V _{CC}	Charge Pump Output Voltage	V BAT = 3.3V~4.2V, Output loading = 6mA	7 7.5		-	V
V он	High Logic Output Level	Іоит = 100uA, 3.3MHz	0.9 x V dd	-	-	V
V ol	Low Logic Output Level	Іоит = 100uA, 3.3MHz	-	-	0.1 x V DD	V
V _{IH}	High Logic Input Level	-	0.8 x V _{DD} -		-	V
V _{IL}	Low Logic Input Level	-	-	-	0.2 x V _{DD}	V
CC, SLEEP	CC, Sleep mode Current	V _{DD} = 1.65V~3.3V, V _{CC} = 7V~15V Display OFF, No panel attached			10	uA
DD, SLEEP	DD, Sleep mode Current	V _{DD} = 1.65V~3.3V, V _{CC} = 7V~15V Display OFF, No panel attached			10	uA
Icc	V_{CC} Supply Current V_{DD} = 2.8V, V_{CC} = 12V, I_{REF} = 12.5uA No loading, Display ON, All ON	Contrast = FFh	- 430		780	uA
I DD	V DD Supply Current V DD = 2.8V, V CC = 12V, I REF = 12.5uA No loading, Display ON, All ON		- 50		150	uA
	Segment Output Current	Contrast FFh -		100	Ī-	
SEG	V _{DD} =2.8V, V cc=12V,	Contrast AFh -		69	-	uA
	REF=12.5uA, Display ON.	Contrast 3Fh -		25	-	1
Dev	Segment output current uniformity	Dev = (I SEG - MID)/I MID IMID = (I MAX + I MIN)/2 ISEG[0:131] = Segment current at contrast = FFh	-3 -		+3	%
Adj. Dev	Adjacent pin output current uniformity (contrast = FF)	Adj Dev = (I[n]-I[n+1]) / (I[n]+I[n+1])	-2	-	+2	%

Solomon Systech Aug 2010 P 52/64 Rev 1.5 SSD1306

13 AC CHARACTERISTICS

Conditions:

Voltage referenced to Vss $V_{DD} = 1.65 \text{ to } 3.3 \text{ V}$ T_A = 25 ℃

Table 13-1: AC Characteristics

	arameter	Test Condition	Min	Тур	Max	Unit
Fosc (1)	Oscillation Frequency of Display Timing Generator	V DD = 2.8V	333 37	0	407	kHz
FFRM	Frame Frequency for 64 MUX Mode	128x64 Graphic Display Mode, Display ON, Internal Oscillator Enabled	-	Fosc x 1/(DxKx64)	-	Hz
RES#	Reset low pulse width		3 -		-	us

Note

(2) D: divide ratio (default value = 1)
K: number of display clocks (default value = 54)

Please refer to Table 9-1 (Set Display Clock Divide Ratio/Oscillator Frequency, D5h) for detailed description

SSD1306 **Rev 1.5** P 53/64 Aug 2010 Solomon Systech


⁽¹⁾ Fosc stands for the frequency value of the internal oscillator and the value is measured when command D5h A[7:4] is in default value.

Table 13-2: 6800-Series MCU Parallel Interface Timing Characteristics

(V $_{DD}$ - V $_{SS}$ = 1.65V to 3.3V, T_A = 25 $^{\circ}$ C)

Symbol Pa	rameter	Min	Тур	Max Ur	nit
t _{cycle} Clock	Cycle Time	300	ns		
tas	Address Setup Time	5	-	-	ns
tан	Address Hold Time	0	-	-	ns
tosw	Write Data Setup Time	40	-	-	ns
t _{DHW}	Write Data Hold Time	7	-	-	ns
t _{DHR} Read	Data Hold Time	20	ns		
t _{OH} Output	Disable Time	-	-	70	ns
tacc Acces	s Time	-	- 140		ns
PWcsl	Chip Select Low Pulse Width (read) Chip Select Low Pulse Width (write)	120 60	ns		
РWсsн	Chip Select High Pulse Width (read) Chip Select High Pulse Width (write)	60 60	ns		
t _R Rise	Time	-	-	40	ns
t _F Fall	Time	-	-	40	ns

Figure 13-1: 6800-series MCU parallel interface characteristics




Solomon Systech Aug 2010 P 54/64 Rev 1.5 SSD1306


Table 13-3: 8080-Series MCU Parallel Interface Timing Characteristics

 $(V_{DD} - V_{SS} = 1.65V \text{ to } 3.3V, T_A = 25 \, \circ \, C)$

Symbol Par	ameter	Min Ty	þ	Max	Unit
t cycle Clock	Cycle Time	300	-	-	ns
t _{AS}	Address Setup Time	10	-	-	ns
t _{AH}	Address Hold Time	0	-	-	ns
t DSW	Write Data Setup Time	40	-	-	ns
t _{DHW}	Write Data Hold Time	7	-	-	ns
t dhr	Read Data Hold Time	20	-	-	ns
t _{oh}	Output Disable Time	-	-	70	ns
t _{ACC} Access	Time			140	ns
t _{PWLR}	Read Low Time	120	-	-	ns
t _{PWLW}	Write Low Time	60	-	-	ns
t _{PWHR}	Read High Time	60	-	-	ns
t _{PWHW}	Write High Time	60	-	-	ns
t _R Rise	Time	40			ns
t Fall	Time	40			ns
tcs	Chip select setup time	0	-	-	ns
t _{CSH}	Chip select hold time to read signal	0	-	-	ns
t csf	Chip select hold time	20	-	-	ns

Figure 13-2: 8080-series parallel interface characteristics






SSD1306 Rev 1.5 P 55/64 Aug 2010 Solomon Systech

Table 13-4: 4-wire Serial Interface Timing Characteristics

 $(V_{DD} - V_{SS} = 1.65V \text{ to } 3.3V, T_A = 25 \circ C)$

	·				
Symbol Pa	rameter	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time	100	-	-	ns
t as	Address Setup Time	15	-	-	ns
t ah	Address Hold Time	15	-	-	ns
tcss	Chip Select Setup Time	20	-	-	ns
t csH	Chip Select Hold Time	10	-	-	ns
tosw	Write Data Setup Time	15	-	-	ns
t _{DHW}	Write Data Hold Time	15	-	-	ns
t _{CLKL}	Clock Low Time	20	-	-	ns
tclкн Clock	High Time	20	-	-	ns
t _R Rise	Time	-	-	40	ns
t _F Fall	Time	-	-	40	ns

Figure 13-3: 4-wire Serial interface characteristics




Solomon Systech Aug 2010 P 56/64 Rev 1.5 SSD1306


Table 13-5: 3-wire Serial Interface Timing Characteristics

 $(V_{DD} - V_{SS} = 1.65V \text{ to } 3.3V, T_A = 25 \circ C)$

Symbol Pa	rameter	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time	100	-	-	ns
tcss	Chip Select Setup Time	20	-	-	ns
t csH	Chip Select Hold Time	10	-	-	ns
t _{DSW}	Write Data Setup Time	15	-	-	ns
t _{DHW}	Write Data Hold Time	15	-	-	ns
t CLKL	Clock Low Time	20	-	-	ns
tclkh Clock	High Time	20	-	-	ns
t _R Rise	Time	-	-	40	ns
t⊧ Fall	Time	-	-	40	ns

Figure 13-4 : 3-wire Serial interface characteristics






SSD1306 Rev 1.5 P 57/64 Aug 2010 Solomon Systech

Conditions:

Table 13-6:1 ²C Interface Timing Characteristics


Symbol F	arameter	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time	2.5	-	-	us
t _{HSTART}	Start condition Hold Time	0.6	-	-	us
t _{HD}	Data Hold Time (for "₀ა\$DApin)	0	-	-	ns
	Data Hold Time (for "NSDAin)	300	-	-	ns
t _{SD}	Data Setup Time	100	-	-	ns
t sstart	Start condition Setup Time (Only relevant for a repeated Start condition)	0.6 -		-	us
t sstop	Stop condition Setup Time	0.6	-	-	us
t R	Rise Time for data and clock pin	-	-	300	ns
t⊧	Fall Time for data and clock pin	-	-	300	ns
t idle	Idle Time before a new transmission can start	1.3	-	-	us



Solomon Systech Aug 2010 P 58/64 Rev 1.5 SSD1306


14 Application Example

Figure 14-1 : Application Example of SSD1306Z2 with External V_{CC} and I²C interface



SSD1306 Rev 1.5 P 59/64 Aug 2010 Solomon Systech

Figure 14-2 Application Example of SSD1306Z2 with Internal Charge Pump and I ²C interface




Solomon Systech Aug 2010 P 60/64 Rev 1.5 SSD1306

15 PACKAGE INFORMATION

15.1 SSD1306TR1 Detail Dimension

Figure 15-1 SSD1306TR1 Detail Dimension



Specification:

1. GENERAL TOLERANCE: ±0.05 mm

2.MATERIAL

PI: 75 ± 8 um CU: 15 ± 3 um


ADHESIVE: 12 ± 3um

SR: 26 ± 14 um

TOLERANCE ± 0.200 mm FLEX COATING: Min10 um 3.Plating: Sn 0.20 ±0.05 um

4. TAPESITE: 4 SPH,19 mm


SSD1306 Rev 1.5 P 61/64 Aug 2010 Solomon Systech



Solomon Systech Aug 2010 P 62/64 Rev 1.5 SSD1306

15.2 SSD1306Z2 Die Tray Information

Figure 15-2: SSD1306Z2 die tray information



SSD1306 Rev 1.5 P 63/64 Aug 2010 Solomon Systech

Solomon Systech reserves the right to make changes without notice to any products herein. Solomon Systech makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Solomon Systech assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any, and all, liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typical" must be validated for each customer application by the customer 's technical experts. Solomon Systech does not cor vey any license under its patent rights nor the rights of others. Solomon Systech products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Solomon Systech product could create a situation where personal injury or death may occur. Should Buyer purchase or use Solomon Systech products for any such unintended or unauthorized application, Buyer shall indemnify and hold Solomon Systech and its offices, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Solomon Systech was negligent regarding the design or manufacture of the part.

's Republic

http://www.solomon-systech.com

Solomon Systech Aug 2010 P 64/64 Rev 1.5 SSD1306