

## Choice of L

- All devices used in current source have a minimum length of 2um.
- All other devices in the amplifier have minimum length of 1um. Minimum length is used as  $f_t$  is inversely proportional to L.
- All devices in bias generator circuit have length  $\geq 2\text{um}$ .

## Bias Generator circuit

- Constant gm reference based design is used as bias circuit to reduce mismatch errors.
- Transconductance of bias device (mn300) depends only on R2 and m (m is the ratio of MN300/MN400). Therefore gm can be set precisely.
- Start-up circuit is used to force the circuit to the desired operating point.

## Approximations for hand calculations

For simpler hand calculations, following approximations are used.

1.  $C_{db} = C_{sb} = 0.35C_{gs}$
2.  $C_{gs} = (\frac{2}{3})WLC_{ox} + C_{ov}W$
3.  $C_{gd} = C_{ov}W$
4.  $g_{mb} = 0.2g_m$

## Stage4

- As per the spec, common mode output voltage ( $v_{out}$ ) has to be within -0.15v to 0.15v. Since the body is connected to vss, MN10 experiences back gate effect and the threshold voltage is given by

$$V_t = V_{t0} + \gamma(\sqrt{2\phi_f + V_{sb}} - \sqrt{2\phi_f}) \text{ where } t_0 = 0.5v, \gamma = 0.6, 2\phi_f = 0.8$$

- Stage 4 is a source follower which has a gain given by  $A_4 = \frac{g_{m10}}{g_{m10} + g_{mb10} + (\frac{1}{RL})}$

Gain of stage4 ( $A_4$ )  $< 1$  due to back gate effect and the output load.

1. To achieve gain closer to 1 (0.6 - 0.7), it is important to size and bias MN10 such that  $(g_{m10} + g_{mb10}) \gg (1/RL)$ .
  - Transconductance of gm10 is given by  $g_{m10} = \mu_n C_{ox} (\frac{W}{L}) V_{ov10}$

$$\text{Drain current } I_{d10} = 0.5\mu_n C_{ox} (\frac{W_{10}}{L_{10}}) V_{ov10}^2 (1 + \lambda(V_{dd} - V_{out}))$$

- MN9 (bias device for source follower) is sized such that  $I_{d10} + I_{RL} = I_{d9}$  and the common mode output voltage does not fall out of range. This device is chosen to be of smaller size to reduce loading on  $V_{out}$  node.
- $\tau_{stage4}(at V_{out}) = (RL || (\frac{1}{1.2g_{m10}}))(CL + C_{sb10} + C_{gd9} + C_{db9})$

$C_{gs10}$  is assumed to be very small due to boot strapping.

## Stage 3

- Loading at node  $V_y$  increases with the increase in gain of stage 3 due to miller effect. Hence gain of stage3 is kept low and is fixed at  $\sqrt{2}$  to compensate for the gain lost in stage 4.

Gain of stage3 (CS amplifier with diode connected load)

$$abs(A3) = \frac{gm7}{gm8} = \frac{V_{ov8}}{V_{ov7}} = \frac{V_{dd} - V_z - abs(V_{tp})}{V_y - V_{ss} - V_{tn}} = \sqrt{2}$$

Choice of  $V_z$  from above (stage4) determines  $V_y$ .

- Minimum device sizes ( $W=2\mu m$ ,  $L=1\mu m$ ) are used for both MN7 and MP8 to reduce loading on  $V_y$  and  $V_z$ .

$$Id7 = Id8 = 0.5\mu n Cox(\frac{W7}{L7})V_{ov7}^2(1 + \lambda(V_z - V_{ss}))$$

$$\tau_{stage3}(at V_z) = (\frac{1}{gm8})(C_{gs8} + C_{db8} + C_{gd10} + C_{gd7}(1 + \frac{1}{abs(A3)}) + C_{db7})$$

## Stage 2


- $V_y$  from stage 3 above determines the ratio of  $R3$  and  $R4$ .

$$y(\frac{R4}{R3}) = \frac{V_{ss}}{V_y} - 1$$

- Gain of stage 2 (Cascode amplifier) is set to 3.

$$abs(A2) = gm4(R3||R4)$$

- $V_{ov4}$  and  $W_4$  are optimized to reduce  $\tau_{stage3}$  at  $V_x$ .



- MN6 is sized such that current through MN6 is same as the current through MP4 and MP5.

$$Id4 = Id5 = Id6 = 0.5\mu p Cox(\frac{W4}{L4})(V_{dd} - V_x - abs(V_{tp}))^2(1 + \lambda(V_{dd} - V_w))$$

- Current through  $R3$  and  $R4$

$$IR3 + R4 = V_{ss}/(R3 + R4)$$

- $\tau_{stage2}(V_y)$

$$= (R3||R4)(Cgs7 + Cgd7(1 + abs(A3)) + Cgd6 + Cdb6 + Cgd5 + Cdb5)$$

### Stage 1

- Vov4 from stage 2 sets Vx which in turn sets the ratio of R1 and R2.

$$Vov4 = Vdd - Vx - abs(Vtp)$$

$$x\left(\frac{R1}{R2}\right) = \frac{Vdd}{Vx} - 1$$


- Gain of stage 1 (Common gate amplifier) is set to 10000.

$$abs(A1) = (R1||R2)$$

- MN1 and MP3 are sized such that  $Id1 = Id3$ .
- MN2 is sized to reduce Tau at n.iin node. Tau (n.iin) is inversely proportional to gm2.

$$\tau_{stage1}(n_{iin}) = \left(\frac{1}{gm2}\right)(Cin + Cgd1 + Cdb1 + Cgs2 + Csb2)$$

$$\tau_{stage1}(Vx) = (R1||R2)(Cgd2 + Cbd2 + Cgd3 + Cdb3 + Cgs4 + Cgd4(2))$$



- Current through MN1, MN2 and MP3

$$Id1, 2, 3 = 0.5\mu pCox\left(\frac{W3}{L3}\right)(Vdd - VbiasP - abs(Vtp))^2(1 + \lambda(Vdd - Vx))$$

- Current through R1 and R2

$$IR1 + R2 = Vdd/(R1 + R2)$$

### Vovn, Vovp

- Vovn and Vovp are chosen to achieve a reasonable balance between gain, Tau total and Power.

| Stage1              | Hand calculation | Spice | %Error | Reason for error |
|---------------------|------------------|-------|--------|------------------|
| Id1                 |                  |       |        |                  |
| Vx                  |                  |       |        |                  |
| A1 (Gain of stage1) |                  |       |        |                  |
| gm2                 |                  |       |        |                  |
| Tau (iin)           |                  |       |        |                  |
|                     |                  |       |        |                  |
| Stage2              | Hand calculation | Spice | %Error | Reason for error |
| Id4                 |                  |       |        |                  |
| Vw                  |                  |       |        |                  |
| Vy                  |                  |       |        |                  |
| gm4                 |                  |       |        |                  |
| A2 (Gain of stage2) |                  |       |        |                  |
| Tau (Vy)            |                  |       |        |                  |
|                     |                  |       |        |                  |
| Stage3              | Hand calculation | Spice | %Error | Reason for error |
| Id7                 |                  |       |        |                  |
| Vz                  |                  |       |        |                  |
| gm7                 |                  |       |        |                  |
| gm8                 |                  |       |        |                  |
| A3 (Gain of stage3) |                  |       |        |                  |
| Tau (Vz)            |                  |       |        |                  |
|                     |                  |       |        |                  |
| Stage4              | Hand calculation | Spice | %Error | Reason for error |
| Id10                |                  |       |        |                  |
| Vout                |                  |       |        |                  |
| Vt10                |                  |       |        |                  |
| gm10                |                  |       |        |                  |
| gmb10               |                  |       |        |                  |
| A4 (Gain of stage4) |                  |       |        |                  |
| Tau (vout)          |                  |       |        |                  |
|                     |                  |       |        |                  |
| Total Power         |                  |       |        |                  |
| Total Gain          |                  |       |        |                  |

$$Gaintotal(A) = A1A2A3A4$$

$$\tau_{total} = \tau_{stage1}(n_{iin}) + \tau_{stage1}(Vx) + \tau_{stage2}(Vy) + \tau_{stage3}(Vz) + \tau_{stage1}(Vout)$$

$$Power = (Vdd - Vss)(Id1 + Id4 + Id7 + Id10) + \left(\frac{Vdd^2}{R1+R2}\right) + \left(\frac{Vss^2}{R3+R4}\right)$$

Conclusion/Comments

- Resistors contribute to a large part of the overall gain. From manufacturability perspective, passive components are not friendly and also occupy more area on the chip.
- The output source follower stage is very sensitive to biasing due to back gate effect. Small variations on Vz can drive the output to fall out of desired common mode voltage or drive MN10 into cutoff region and lose all the gain from previous stages.
- Any variations in supply voltage causes variation in Vov of MN7 directly (as the device is biased through R3 & R4) causing Vz to vary and thereby impacting the biasing of MN10 and gain.

- Common source stage with diode connected load attributes to miller cap loading effect on cascade stage. This is limiting the gain of common source stage to smaller values.
- Since the output is single ended, it is susceptible to noise. Differential configuration will be better.