2015 EE214A Design Project

Kankanala, Usha ukankana@stanford.edu SUID:06091239 Lenius, Samuel lenius@stanford.com SUID:06091240


December 4, 2015

Specfications	Given Spec	Achieved Spec
Gain	$30 \mathrm{k}\Omega$	$34.7 \mathrm{k}\Omega$
Bandwidth	90MHz	93MHz
Power	$2.0 \mathrm{mW}$	$1.0 \mathrm{mW}$
FOM	1350	3043


Area Breakdown	% Core Area	Area (um)
Core Area	100%	$112 \mu \mathrm{m}^2$
VNMOS-bias	19.6%	$22\mu\mathrm{m}^2$
VPMOS-bias	10.7%	$12\mu\mathrm{m}^2$
Bias Generator	73.1%	$82\mu\mathrm{m}^2$

1 Design Outline


Our approach to this design was to first develop sizing ratios of the transistors and their DC relationships to Vx, Vy, Vz and Vo. We developed the equations necessary to 'program' those voltages and to develop what their reasonable ranges are. Here are some graphs that show the relationships between the output common mode voltage and Vz, and then Vz to Vy given our sizing decisions. We developed a MATLAB program to quickly estimate critical parameters for a given design, to allow easy investigation of parametric variation.



These graphs give rise to a process to choose exactly the value of those voltages based on the size of the transistors. Here, given the common mode output spec, choosing a size for MN10, and estimating the MN10 backgate gives the needed value of Vz. Given a size ratio for MN7 to MP8 gives the needed value of Vy, knowing Vz. Given the size ratio for MP4 to MN6 and knowing the value of Vy gives the gives the necessary ratio of R3 to R4 to program the value of Vy.



Similarly for Vx, given a goal for MP4 gm (from our chosen distribution of stage gain) we can solve for the ratio of R1 to R2 to program the value of Vx. Since we have set the K value of MN1 and MP3 equal, the voltage at Vx is selected purely by the ratio of R1 and R2.





Once the math was developed to decouple the selection of stage gain to the DC biasing selection, the focus was on gain/speed. First we distributed the desired gain for each stage, then choose the vov level to drive the transistors based on the gm/Id plots, and then sized the transistors to minimize tau for adjacent stages.

The gain budget was based on the X stage having the most gain, since it's easy to get there, getting the balance of gain from the Y stage and then setting the Z stage to cancel out the gain loss of the output CD stage. Thus total gain simplifies to X * Y = 30k.

By making plots of the sum of tau for adjacent stages vs critical transistor sizing we were able to minimize total tau for the design, with the given gain budget.

2 Design Schematic





¹Drawings also attached to end of appendix in full size

3 Calculation of Key Design Parameters

Choice of L

- All devices used in current source have a minimum length of $2\mu m$.
- All other devices in the amplifier have minimum length of 1μ m. Minimum length is used as f_t is inversely proportional to L.
- All devices in bias generator circuit have length $>=2\mu m$.

Bias Generator circuit

- Constant gm reference based design is used as bias circuit to reduce mismatch errors.
- Transconductance of bias device (mn300) depends only on R2 and m (m is the ratio of MN300/MN400). Therefore gm can be set precisely.
- Start-up circuit is used to force the circuit to the desired operating point.

Approximations for hand calculations

For simpler hand calculations, following approximations are used.

- 1. Cdb = Csb = 0.35Cgs
- 2. $Cgs = (\frac{2}{3})WLCox + Cov'W$
- 3. Cqd = Cov'W
- 4. qmb = 0.2qm

Stage4

• As per the spec, common mode output voltage (vout) has to be within -0.15v to 0.15v. Since the body is connected to vss, MN10 experiences back gate effect and the threshold voltage is given by:

$$Vt = Vt_0 + \gamma(\sqrt{2\phi f} + V_{sb} - \sqrt{2}\phi f$$

$$Vt_0 = 0.5V, \gamma = 0.6, 2\phi f = 0.8$$
(1)

• Stage 4 is a source follower which has a gain given by

$$A4 = \frac{gm_{10}}{gm_{10} + gmb_{10} + (\frac{1}{R_L})} \tag{2}$$

- Gain of stage4 (A4) <1 due to back gate effect and the output load.
- To achieve gain closer to 1 (0.6 0.7), it is important to size and bias MN10 such that $(gm_{10} + gmb_{10}) >> (1/R_L)$.
- Transconductance of and drain current of MN_{10} is given by

$$gm_{10} = \mu nCox(\frac{W}{L})vov_{10} \tag{3}$$

$$Id_{10} = 0.5\mu n Cox(\frac{W_{10}}{L_{10}})vov_{10}^{2}(1 + \lambda(Vdd - Vout))$$
(4)

• MN_9 (bias device for source follower) is sized such that $Id_{10} + I_{R_L} = Id_9$ and the common mode output voltage does not fall out of range. This device is chosen to be of smaller size to reduce loading on Vout node.

$$\tau_{OUTPUT} = (R_L || \frac{1}{1.2gm_{10}})(C_L + Csb_{10} + Cgd_9 + Cdb_9)$$
 (5)

• Cgs10 is assumed to be very small due to boot-strapping.

Stage 3

• Loading at node Vy increases with the increase in gain of stage 3 due to the miller effect. Hence gain of stage3 is kept low and is fixed at sqrt(2) to compensate for the gain lost in stage 4. Gain of stage3 (CS amplifier with diode connected load):

$$|A3| = \frac{gm7}{gm8} = \frac{Vov8}{Vov7} = \frac{Vdd - Vz - abs(Vtp)}{Vy - Vss - Vtn} = \sqrt{2}$$

$$(6)$$

- Choice of Vz from above (stage4) determines Vy.
- Minimum device sizes (W= 2μ m, L= 1μ m) are used for both MN7 and MP8 to reduce loading on Vy and Vz.

$$Id_7 = Id_8 = 0.5\mu n Cox(\frac{W_7}{L_7})vov_7^2(1 + \lambda(Vz - Vss))$$
(7)

$$\tau_Z = \left(\frac{1}{gm_8}\right)\left(Cgs_8 + Cdb_8 + Cgd_{10} + Cgd_7\left(1 + \frac{1}{|A3|}\right) + Cdb_7\right) \tag{8}$$

Stage 2


• Vy from stage Z above determines the required ratio of R3 and R4.

$$\left(\frac{R4}{R3}\right) = \frac{Vss}{Vy} - 1\tag{9}$$

• Gain of stage Y (Cascode amplifier) is set to 3.

$$|A2| = gm4(R3||R4) \tag{10}$$

• Vov_4 and W_4 are optimized to reduce τ_X .



• MN6 is sized such that current through MN6 is same as the current through MP4 and MP5.

$$Id4 = Id5 = Id6 = 0.5\mu p Cox(\frac{W4}{L4})(Vdd - Vx - abs(Vtp))^{2}(1 + \lambda(Vdd - Vw))$$
(11)

• Current through R3 and R4

$$I_{R3} + I_{R4} = Vss/(R3 + R4) (12)$$

$$\tau_Y = (R3||R4)(Cgs_7 + Cgd_7(1+|A3|) + Cgd_6 + Cdb_6 + Cgd_5 + Cdb_5)$$
(13)

Stage 1

• Vov_4 from stage 2 sets V_X which in turn sets the ratio of R1 and R2.

$$Vov_4 = Vdd - Vx - |Vtp| \tag{14}$$

$$\left(\frac{R1}{R2}\right) = \frac{Vdd}{Vx} - 1\tag{15}$$


• Gain of stage 1 (Common gate amplifier) is set to 10000.

$$|A1| = (R1||R2) \tag{16}$$

- MN1 and MP3 are sized such that Id1 = Id3.
- MN2 is sized to reduce τ_{IIN} node. τ_{IIN} is inversely proportional to gm_2 .

$$\tau_{IIN} = (\frac{1}{qm2})(Cin + Cgd_1 + Cdb_1 + Cgs_2 + Csb_2)$$
(17)

$$\tau_X = (R1||R2)(Cgd_2 + Cdb_2 + Cgd_3 + Cdb_3 + Cgs_4 + Cgd_4)$$
(18)



• Current through MN1, MN2 and MP3

$$Id_{1,2,3} = 0.5\mu p Cox(\frac{W_3}{L_3})(Vdd - VbiasP - |Vtp|)^2(1 + \lambda(Vdd - Vx))$$
(19)

• Current through R1 and R2

$$I_{R1} + I_{R2} = Vdd/(R1 + R2) (20)$$

Vovn, Vovp

• Vovn and Vovp are chosen to achieve a reasonable balance between gain, Tau total and Power, and our choice was educated by the gm/Id technology plots.

Total Design Performance


$$|A_{TOTAL}| = A1 * A2 * A3 * A4 (21)$$


$$\tau_{TOTAL} = \tau_{IIN} + \tau_X + \tau_Y + \tau_Z + \tau_{OUTPUT} \tag{22}$$

$$Power = (Vdd - Vss)(Id_1 + Id_4 + Id_7 + Id_{10}) + (\frac{Vdd^2}{R1 + R2}) + (\frac{Vss^2}{R3 + R4})$$
 (23)


Bias Generator	Hand calc	Spice	%Error	Reason for error	
V_{BiasN}	-1.300V	-1.279V	-1.6%	Startup circuit bias	
V_{BiasP}	1.300V	1.319V	1.5%	Startup circuit bias	
				-	
Stage1	Hand calc	Spice	%Error	Reason for error	
Id_1	$18.3\mu\mathrm{A}$	$20.9\mu\mathrm{A}$	14.2%	Bias generator error	
Vx	1.300V	1.275V	-1.9%		
A_X	$10 \mathrm{k}\Omega$	$9.86 \mathrm{k}\Omega$	-1.4%	Finite MN_1 and MP_3 output resistance	
gm_2	$210\mu\mathrm{S}$	$268\mu\mathrm{S}$	27.6%	Bias generator error	
$ au_{IN}$	1.11ns				
$ au_X$	420ps				
Stage2	Hand calc	Spice	%Error	Reason for error	
Id_4	$36.75 \mu A$	$43.5\mu\mathrm{A}$	18.4%		
V_W	1.496V	1.450V	-3.2%		
V_Y	-1.550V	-1.418V	-8.5%	Imbalance between MP_4 and MN_6 current	
gm_4	$105\mu\mathrm{S}$	$120\mu\mathrm{S}$	14.3%	Error in V_Y	
A_Y	-3.0	-3.25	8.3%	Error estimating gm_4	
$ au_Y$	$306 \mathrm{ps}$				
Stage3	Hand calc	Spice	%Error	Reason for error	
Id_7	$10.25 \mu A$	$22.9 \mu A$	123%	Error in V_Y plus finite output resistance	
V_Z	1.364	1.102V	-19.2%	Error in V_Y	
gm_7	$45\mu S$	$79\mu S$	75.5%	Error in Id_7	
gm_8	$31.2\mu S$	$51\mu S$	63.5%	Error in Id_7	
A_Z	1.414	1.440	1.8%	The benefit of ratiometric design	
$ au_Z$	1.92ns			Error in estimating gm_8	
C4 4	TT 1 1	G :	04 E	D. C	
Stage4	Hand calc	Spice	%Error	Reason for error	
Id_{10}	$2.96 \mu A$	$30.43 \mu A$	928%	MN_{10} 's large width is a big error amplifier	
V_{OUT}	0.299	-0.117V	-139%		
Vt_{10}	0.999	1.034V	3.5% 258%		
gm_{10}	$91.1\mu S$	$327\mu S$	323%		
gmb_{10}	$13.0 \mu S$ 0.71	$55.1\mu S = 0.75$	5.6%		
A_{OUT}	1.63ns	0.70	0.070	Error in actimating am	
$\frac{\tau_{OUT}}{\text{Total Power}}$		1.065mW	84%	Error in estimating gm_{10}	
	578μW	1.065mW		Not accounting for bias gen	
Total Gain	$30.04 \mathrm{k}\Omega$	$34.66 \mathrm{k}\Omega$	15.5%	Error in estimating gm	

4 Simulated Bode Plots





5 Simulated Transient Response



6 Comments and Conclusion

6.1 Notes about Design

- Resistors contribute to a large part of the overall gain. From manufacturability perspective, passive components are not friendly and also occupy more area on the chip. We feel that while the large value resistors helped us achieve a high gain and low power that they result in a possibly overly acedemic design thats not suitable for actual production.
- The output source follower stage is very sensitive to biasing due to back gate effect. Small variations on V_Z can drive the output to fall out of desired common mode voltage or drive MN_10 into cutoff region and lose all the gain from previous stages.
- Any variations in supply voltage causes variation in Vov of MN7 directly (as the device is biased through R3 & R4) causing V_Z to vary and thereby impacting the biasing of MN10 and gain. This is a great node to lose any and all PSRR.
- Common source stage with diode connected load attributes to miller cap loading effect on cascade stage. This is limiting the gain of common source stage to smaller values.
- Since the output is single ended, it is susceptible to noise, a differential configuration will be better.

6.2 Notes on Project

• We found it very difficult to balance the many simultaneous requirements, and I felt that this was a very useful exercise that's directly applicable to industry, and not only to chip design. Many times I have found myself trying to explore design spaces that have myrid of opposing non-orthogonal requirements. I feel like I have learned interesting ways to approach these problems both mathematically and strategically.

7 Appendix I

7.1 SPICE Netlist

```
1 \parallel * Design Problem, ee114/214A-2015
   * Team Member 1 Name: Usha Kankanala
3 \parallel * Team Member 2 Name: Samuel Lenius
4\parallel\star Please fill in the specification achieved by your circuit
5 \parallel * before you submit the netlist
7 \parallel * sunetids of team members:
8 || *
     ukankana@stanford.edu: 06091239
9 \parallel * lenius@stanford.edu: 06091240
10 \parallel * The specification that this script achieves are:
11 * Power 1.06mW <= 2.00 mW Meets Spec
12 * Gain 34.6kOhm >= 30.0 kOhm Meets Spec

      12 | * Gain
      34.6k0hm
      >= 30.0 k0hm
      Meets Spec

      13 | * BandWidth
      93.0MHz
      >= 90.0 MHz
      Meets Spec

      14 | * F0M
      3043
      >= 1350
      Meets Spec

16
17 \parallel * Including the model file
18 | .include /usr/class/ee114/hspice/ee114_hspice.sp
19
20
21 | * Defining Top level circuit parameters
22 | .param p_Cin = 220f
23 \parallel .param p_CL = 250f
24 \parallel .param p_RL = 20k
25
26 \parallel * Defining the supply voltages
27 \parallel \text{vdd} n\_\text{vdd} 0 2.5
28 \parallel 	exttt{vss}
         n_vss 0
                          -2.5
29 \mid
30 \parallel * Defining the input current source
31 \parallel ** For ac simulation uncomment the following 2 lines**
32 \parallel \text{Iin} n_iin 0 ac 100n
33
   *Iin
           n_iin 0
                           аc
34
35\parallel ** For transient simulation uncomment the following 2 lines**
36 \parallel *Iin \quad n_iin \quad 0 \quad sin(0 \ 0.5u \ 1e6)
37
38 ||
   * Defining Input capacitance
39 |
   Cin n_iin 0
                       'p_Cin'
40
41
   * Defining the load
42 \parallel RL n_vout 0
                           'p_RL'
                          'p_CL'
43 || CL
          n_{vout} 0
44
45 \parallel *** Your Trans-impedance Amplifier here ***
46 || ***
                  g s b n/pmos114
47
49 || MN1
       n_iin n_bias_n n_vss n_vss nmos114 w=3.0u l=2.0u
50 || MN2
          n_bias_p n_vdd n_vdd pmos114 w=6.0u l=2.0u
51 | MP3
         n_x
         n_vdd n_x
52 || R1
                            19200
                           20800
53 || R2
         n_x 0
54
56 | MP4
57 | MP5
                  0
                            n_w = n_vdd = pmos114 w=6.0u l=1.0u
          n_y
58 || MN6
                  n_bias_n n_vss n_vss nmos114 w=3.0u l=2.0u
          n_y
59 || R3
          n_y
                            168100
```

```
60 || R4
                    n_vss
                               34400
            n_y
61
62
   \parallel *** Vz/Vy = V(n_z) / V(n_y), use "n_z" as the node label for Vz ***
63 || MN7
                              n_vss n_vss nmos114 w=2.0u l=1.0u
                     n_y
64
   MP8
            n_z
                     n_z
                               n_vdd n_vdd pmos114 w=2.0u l=1.0u
65
66
   \|*** Vout/Vz = V(n_vout) / V(n_z), use "n_vout" as the node label for Vout ***
            n_vout n_bias_n n_vss n_vss nmos114 w=5.0u l=2.0u
67
68
    MN10
            n vdd
                     n z
                                n_vout n_vss nmos114 w=28.0u l=1.0u
69
70 \parallel *** Your Bias Circuitry goes here ***
71 | MP 100
            n_bias_n n_bias_p n_vdd n_vdd pmos114 w=4u
72 || MP200
            n\_bias\_p n\_bias\_p n\_vdd n\_vdd pmos114 w=4u
            n_bias_n n_bias_n n_vss n_vss nmos114 w=2u
73 | MN300
 74 | MN 400
            75 || R200
            n_biasr2 n_vss
                             16.7k
 76
   MP800
            n_biasn9 n_bias_n n_vdd n_vdd pmos114 w=2u 1=9u
77 || MN700
           n_biasn9 n_bias_n n_vss n_vss nmos114 w=5u l=2u
 78 || MN 900
            n_bias_p n_biasn9 n_vss n_vss nmos114 w=4u l=2u
79
80 \parallel *** defining the analysis ***
81
    .op
82
    .option post brief nomod
83
84
    ** For ac simulation uncomment the following line**
85 \parallel .ac dec 1k 100 1g
86
87 | .measure ac gainmax_vout max vdb(n_vout)
88 \parallel .measure ac f3db_vout when vdb(n_vout)='gainmax_vout-3'
89
90 | .measure ac gainmax_vx max vdb(n_x)
91
    .measure ac f3db_vx when vdb(n_x)='gainmax_vx-3'
92
93 \parallel . measure ac gainmax_vy max vdb(n_y)
94 | .measure ac f3db_vy when vdb(n_y)='gainmax_vy-3'
95
96 \parallel .measure ac gainmax_vz max vdb(n_z)
97 \parallel .measure ac f3db_vz when vdb(n_z)='gainmax_vz-3'
98
99
    ** For transient simulation uncomment the following line **
100 || *.tran 0.01u 4u
101
102 \parallel . end
```

7.2 SPICE op Output

```
***** HSPICE -- I-2013.12-SP2 64-BIT (May 27 2014) RHEL64 *****
1 \parallel
2
     Copyright (C) 2014 Synopsys, Inc. All Rights Reserved.
3
     Unpublished-rights reserved under US copyright laws.
4
     This program is protected by law and is subject to the
     terms and conditions of the license agreement from Synopsys.
5
6
     Use of this program is your acceptance to be bound by the
7
     license agreement. HSPICE is the trademark of Synopsys, Inc.
8
     Input File: Final_Samuel_Lenius_Usha_Kankanala_1p0_34p6_93p0_3043.sp
9
     Command line options: Final_Samuel_Lenius_Usha_Kankanala_1p0_34p6_93p0_3043.sp
10
    lic:
11
    lic: FLEX1m: v10.9.8
    lic: USER: lenius
12
                                       HOSTNAME: corn27.stanford.edu
    lic: HOSTID: 001b213a6bad
13
                                                 6922
                                       PID:
    lic: Using FLEX1m license file:
14
    lic: 27000@cadlic0
15
16
    lic: Checkout 1 hspice
17
    lic: License/Maintenance for hspice will expire on 09-jan-2016/2015.06
    lic: 1(in_use)/200(total) FLOATING license(s) on SERVER 27000@cadlic0
```

```
19 II
    lic:
20
21
22
    *********************
23
    ***** option summary
24
    *****
25
    runlvl = 3
                bypass = 2
26
    **info** dc convergence successful at Newton-Raphson method
27
    ***** HSPICE -- I-2013.12-SP2 64-BIT (May 27 2014) RHEL64 *****
28
29
    * design problem, ee114/214a-2015
30
31
    ***** operating point information thom= 25.000 \text{ temp}= 25.000 \text{ ******}
32
    ***** operating point status is all simulation time is
      node =voltage node =voltage node =voltage
33
34
    +0: n\_bias\_n = -1.2795 \\ 0: n\_bias\_p = 1.3194 \\ 0: n\_biasn9 = -1.9549
35
    +0:n_biasr2 = -2.2972 0:n_iin = -1.0243 0:n_vdd = 2.5000
36
    +0:n\_vout = -117.4867m \ 0:n\_vss = -2.5000 \ 0:n\_w = 1.4507 + 0:n\_x = 1.2754 \ 0:n\_y = -1.4186 \ 0:n\_z = 1.1019
37
38
39
40
41
    **** voltage sources
42
43
    subckt
    element 0:vdd 0:vss
44
45
    volts 2.5000 -2.5000
46
    current -236.5422u 189.5402u
    power 591.3555u 473.8505u
47
48
       total voltage source power dissipation= 1.0652m
49
50
51
52
53
    **** current sources
54
55
    subckt
   element 0:iin
56
57
    volts -1.0243
              0.
58
    current
59
              0.
    power
60
61
62
       total current source power dissipation = 0.
                                                             watts
63
64
    **** resistors
65
66
    subckt
    element 0:rl 0:r1 0:r2 0:r3 0:r4 0:r200
67
68
    r value 20.0000k 19.2000k 20.8000k 168.1000k 34.4000k 16.7000k
    v drop -117.4867m 1.2246 1.2754 -1.4186 1.0814 202.7945m
69
    current -5.8743u 63.7831u 61.3156u -8.4393u 31.4349u 12.1434u
70
    power 690.1559n 78.1111u 78.1997u 11.9723u 33.9924u
71
                                                                   2.4626u
72
73
74
75
    **** mosfets
76
77
78
   subckt
79 ||
    element 0:mn1 0:mn2 0:mp3 0:mp4 0:mp5 0:mn6
    model 0:nmos114. 0:nmos114. 0:pmos114. 0:pmos114. 0:pmos114. 0:nmos114.
80 l
   region Saturati Saturati Saturati Saturati Saturati Saturati id 20.9028u 20.9028u -18.4353u -43.5146u -43.5146u 20.5190u
81
82 ||
```

83	ibs	0.	-14.7571f	0.	0.	10.4928f	0.
84	ibd	-14.7571f	-37.7536f	12.2464f	10.4928f	39.1864f	-10.8136f
85	vgs	1.2205	1.0243	-1.1806	-1.2246	-1.4507	1.2205
86	vds	1.4757	2.2997	-1.2246	-1.0493	-2.8694	1.0814
87	vbs	0.	-1.4757	0.	0.	1.0493	0.
88	vth	500.0000m	868.4718m	-500.0000m	-500.0000m	-779.2740 m	500.0000m
89	vdsat	720.4904m	155.8143m	-680.6195m	-724.6359m	-671.4420 m	720.4904m
90	vod	720.4904m	155.8143m	-680.6195m	-724.6359m	-671.4420 m	720.4904m
91	beta	80.5339u	1.7220m	79.5924u	165.7393u	193.0403u	79.0551u
$92 \parallel$	gam eff	600.0000m	600.0000m	600.0000m	600.0000m	600.0000m	600.0000m
93	gm	58.0239u	268.3046u	54.1721u	120.1006u	129.6154u	56.9584u
$94 \parallel$	gds	973.3246n	1.6995u	868.5804n	3.9382u	3.3813u	973.3246n
$95 \parallel$	gmb	19.4618u	53.3569u	18.1699u	40.2830u	28.5941u	19.1044u
96	cdtot	5.3930f	27.9761f	9.8099f	10.0272f	7.8875f	5.6372f
97	cgtot	12.3208f	72.3462f	24.6430f	15.3124f	15.3250f	12.3136f
$98 \parallel$	cstot	16.1000f	74.6671f	31.0001f	21.8000f	19.2080f	16.1000f
99	cbtot	9.3595f	32.7274f	16.5627f	16.7010f	11.9148f	9.6109f
100	cgs	10.7000f	56.9335f	21.4001f	12.2000f	12.2000f	10.7000f
101	cgd	1.5272f	14.1975f	3.0451f	3.0193f	3.0528f	1.5199f
$102 \parallel$	Ü						
103							
$104 \parallel$							
105	subckt						
106	element	0:mn7	0:mp8	0:mn9	0:mn10	0:mp100	0:mp200
$107 \parallel$	model		-	0:nmos114.			-
108	region	Saturati	Saturati	Saturati	Saturati	Saturati	Saturati
109	id	22.9857u	-22.9857u	36.3091u	30.4348u	-13.7696u	-12.2647u
110	ibs	0.	0.	0.	-23.8251f	0.	0.
111	ibd	-36.0186f	13.9814f	-23.8251f	-50.0000f	37.7951f	11.8062f
$112 \parallel$	vgs	1.0814	-1.3981	1.2205	1.2194	-1.1806	-1.1806
113	vds	3.6019	-1.3981	2.3825	2.6175	-3.7795	-1.1806
$114 \parallel$	vbs	0.	0.	0.	-2.3825	0.	0.
115	vth	500.0000m	-500.0000m	500.0000m	1.0337	-500.0000m	-500.0000m
116	vdsat		-898.1364m	720.4904m		-680.6195m	
117	vod	581.3598m	-898.1364m	720.4904m	185.6306m	-680.6195m	-680.6195m
118	beta	136.0186u	56.9907u	139.8907u	1.7664m	59.4488u	52.9515u
119	gam eff	600.0000m	600.0000m	600.0000m	600.0000m	600.0000m	600.0000m
$120 \parallel$	gm	79.0758u	51.1854u	100.7899u	327.9067u	40.4620u	36.0399u
121	gds	1.6899u	2.0166u	1.6222u	2.4121u	579.0536n	579.0536n
122	gmb	26.5228u	17.1681u	33.8060u	55.1425u	13.5714u	12.0881u
123	cdtot	3.6813f	4.2306f	7.0089f	26.8604f	5.7669f	7.1139f
124	cgtot	5.1272f	5.1004f	20.5625f	72.0600f	16.4914f	16.4276f
125	cstot	8.6667f	8.6667f	24.8334f	72.6537f	21.3667f	21.3667f
126	cbtot	7.2976f	7.8472f	11.5918f	29.2575f	10.9061f	12.3169f
127	cgs	4.0667f	4.0667f	17.8334f	56.9335f	14.2667f	14.2667f
128	cgd	1.0221f	1.0086f	2.5731f	14.2248f	2.0927f	2.0290f
129							
130							
131							
$132 \parallel$	subckt						
133	element	0:mn300	0:mn400	0:mp800		0:mn900	
134	model	0:nmos114.	0:nmos114.	0:pmos114.	0:nmos114.	0:nmos114.	
135	region	Saturati	Saturati	Saturati	Linear	Saturati	
136	id	13.7696u	12.1434u	-31.3543u	31.3543u	121.3242n	
137	ibs	0.	-2.0279f	0.	0.	0.	
138	ibd	-12.2049f	-38.1938f	44.5486f	-5.4514f	-38.1938f	
139	vgs	1.2205	1.0177	-3.7795	1.2205	545.1376m	
140	vds	1.2205	3.6166	-4.4549	545.1376m	3.8194	
141	vbs	0.	-202.7945m	0.	0.	0.	
142	vth	500.0000m	564.1814m	-500.0000m	500.0000m	500.0000m	
143	vdsat	720.4904m	453.5145m	-3.2795	545.1376m	45.1376m	
144	vod	720.4904m	453.5145m	-3.2795	720.4904m	45.1376m	
145	beta	53.0512u	118.0829u	5.8305u	128.4071u	119.0969u	
146	gam eff	600.0000m	600.0000m	600.0000m	600.0000m	600.0000m	

```
gm 38.2229u 53.5523u 19.1213u 69.9995u 5.3/5/u gds 648.8830n 514.1885n 331.9501n 24.0427u 5.0935n gmb 12.8204u 16.0433u 6.4135u 23.4786u 1.8031u cdtot 4.4573f 5.5601f 3.5781f 13.8464f 5.5651f cgtot 8.2107f 16.5346f 29.9091f 25.3172f 17.7794f cstot 11.7334f 20.0468f 33.2001f 24.2459f 20.4667f cbtot 8.1048f 9.4306f 6.9952f 13.0872f 11.0903f cgs 7.1334f 14.2667f 28.6001f 17.2459f 14.2667f cgd 1.0150f 2.0887f 1.2459f 7.9152f 2.0937f
                   38.2229u 53.5523u 19.1213u 69.9995u
147
148
149
150 |
151 |
152 |
153
154
155
156
157
158
159
      *****
160
      * design problem, ee114/214a-2015
161
162
      ***** ac analysis tnom= 25.000 temp= 25.000 *****
163
      gainmax_vout = -49.2028 at = 5.3333k
164
                    from= 100.0000 to= 1.0000g
165
      f3db_vout= 92.9703x
      gainmax_vx= -60.1155 at= 36.1410k
166
167
                     from= 100.0000 to= 1.0000g
168
      f3db_vx= 131.9439x
      gainmax_vy= -49.8772 at= 21.4289k
169
                     from= 100.0000 to= 1.0000g
170
171
      f3db_vy = 108.3150x
      gainmax_vz= -46.7065 at= 21.3304k
172
173
                     from= 100.0000 to= 1.0000g
174 ||
     f3db_vz = 105.6056x
175
176
                  **** job concluded
      ***** HSPICE -- I-2013.12-SP2 64-BIT (May 27 2014) RHEL64 *****
177
178
179
      * design problem, ee114/214a-2015
180
181
      ***** job statistics summary tnom= 25.000 temp= 25.000 ******
182
183
      ***** Machine Information *****
184
      CPU:
185
186
      model name : Quad-Core AMD Opteron(tm) Processor 2384
187
      cpu MHz
                        : 2700.000
188
189
      OS:
190 ||
      Linux version 3.13.0-53-generic (buildd@phianna) (gcc version 4.8.2 (Ubuntu
          4.8.2-19ubuntu1) ) #89-Ubuntu SMP Wed May 20 10:34:39 UTC 2015
191
192
193
       ***** HSPICE Threads Information *****
194
195
       Command Line Threads Count :
196
       Available CPU Count
197
       Actual Threads Count
                                        :
                                                - 1
198
199
200
       ***** Circuit Statistics *****
                                                             28
201
       # nodes = 13 # elements =
                                                             2 # inductors =
202
       # resistors =
                                 6 # capacitors =
                                                                                              0
203
       # mutual_inds =
                                 0 # vccs =
                                                               0 # vcvs =
                                                             204 ||
       # cccs =
                                 0 # ccvs
      # cccs = 0 # ccvs = 0 # voit_srcs = 
# curr_srcs = 1 # diodes = 0 # bjts = 
# jfets = 0 # mosfets = 17 # U elements = 
# T elements = 0 # W elements = 0 # B elements = 
# S elements = 0 # P elements = 0 # va device = 
# vector_srcs = 0 # N elements = 0
205
                                                                                              0
206
                                                                                              0
207
                                                                                              0
208
                                                                                              0
209 ||
```

```
210 ||
211
212
             ***** Runtime Statistics (seconds) *****
213

      analysis
      time
      # points
      tot. iter conv.iter

      op point
      0.00
      1
      10

      ac analysis
      0.08
      7001
      7001

      readin
      0.01


      errchk
      0.00

      setup
      0.00

      output
      0.01

214
215 |
216 |
         readin
errchk
setup
output
217 ||
218
219
220 ||
                                                      0.01
221
222
                               peak memory used 176.94 megabytes total cpu time 0.10 seconds total elapsed time 1.24 seconds job started at 06:17:16 12/04/2015 job ended at 06:17:17 12/04/2015
223 ||
224
225 \parallel
226 |
227
228
229
230 \parallel lic: Release hspice token(s)
231 | lic: total license checkout elapse time: 1.04(s)
```

7.3 Amplifier - Enlarged



7.4 Bias Circuit - Enlarged

