

6) d)

i)  $SDR = 85.4 \text{ dB}$

ii)  $SDR = 88.6 \text{ dB}$

$\text{maxstep}$  is the maximum timestep that the simulator solver will take when computing the node states of the circuit.

iii)  $SDR = 60.2 \text{ dB}$

iv)  $SDR = 67.7 \text{ dB}$  with ideal switches for  $\Phi_{1e}$  and  $\Phi_2$

The effect is strong but it does not dominate.

v)  $SDR = -1.11 \text{ dB}$  - this doesn't make sense I think I messed something up.