

# ECE 4435 Learning Activity 4 Report

Spencer Hernandez - ECE 4435 - March 3, 2023

## I. INTRO

The purpose of this lab was to construct the Control Signals Logic for our RISC processor.

## II. CONTROL SIGNALS LOGIC

The Control Signals are responsible for acting as a decoder for the opcodes generated by the CPU, which then tells the CPU to perform some instruction. Some of its functionality includes reading/writing memory, turning components in the datapath on/off, and selecting an input from multiple different input signals. Figure 1 below acts as my justification as to why I believe my design meets the requirements.

```
VSIM3> run 12000 ns
# ** Note: Number of errors = 0
# Time: 11600 ns Iteration: 0 Instance: /testbench
```

Fig. 1. Control Signals Logic (and Opcode Decoder) Verification