

Basic RISC CPU (BRC) Verification

By Spencer Hernandez

Introduction

In this report, we aim to verify that the instruction set of the BRC we have been building this semester is fully functional. This will be done by simulating four assembly programs in a Java-based simulator, as well as in Modelsim, and verifying that the final state of each machine matches. Once we do this, we will know that the instructions perform as we intend them to, so the CPU will be operational.

Add Tests (add)

This program verifies the la, add, st, ld, and stop instructions by loading 2 different numbers in different registers, adding them, storing them, and then loading them into a new register

Add Tests (add)

Java-based simulator results

PC =		00000018					
r0 =	00000000	r1 =	00000040	r2 =	00000020	r3 =	00000060
r4 =	00000060	r5 =	00000000	r6 =	00000000	r7 =	00000000
r8 =	00000000	r9 =	00000000	r10 =	00000000	r11 =	00000000
r12 =	00000000	r13 =	00000000	r14 =	00000000	r15 =	00000000
r16 =	00000000	r17 =	00000000	r18 =	00000000	r19 =	00000000
r20 =	00000000	r21 =	00000000	r22 =	00000000	r23 =	00000000
r24 =	00000000	r25 =	00000000	r26 =	00000000	r27 =	00000000
r28 =	00000000	r29 =	00000000	r30 =	00000000	r31 =	00000000

Modelsim results

/b2v_PC/Q	00000018	{000...}	00000004	00000008	0000000C	00000010	00000014	00000018
/b2v_IR/Q	F8000000	00000000	28400040	28800020	60C22000	18C08004	09008004	F8000000
/b2v_RegisterFile/RF(4)	00000060	00000000						00000060
/b2v_RegisterFile/RF(3)	00000060	00000000			00000060			
/b2v_RegisterFile/RF(2)	00000020	00000000		00000020				
/b2v_RegisterFile/RF(1)	00000040	00000000	00000040					

ALU Tests (alu_tests)

- This program verifies the br, addi, and, or, sub, ori, nop, not, shr, shc, shl, shra, and andi instructions.
- Registers r1 through r15 are filled with their corresponding values (ie: r6 gets loaded with 6)
- Registers r16 through r23 are filled with strings that mostly contain F to see that the bits are being properly changed
- Registers r24 through r31 are filled with their corresponding values (ie: r29 gets loaded with 29)

ALU Tests (alu_tests)

PC = 000010a8

r0 =	00000000	r1 =	00000001	r2 =	00000002	r3 =	00000003
r4 =	00000004	r5 =	00000005	r6 =	00000006	r7 =	00000007
r8 =	00000008	r9 =	00000009	r10 =	0000000a	r11 =	0000000b
r12 =	0000000c	r13 =	0000000d	r14 =	0000000e	r15 =	0000000f
r16 =	fffffffe	r17 =	7fffffff	r18 =	7ffffffe	r19 =	fffe7fff
r20 =	f0000000	r21 =	000000f0	r22 =	fffffff0	r23 =	fffffff0
r24 =	00000018	r25 =	00000019	r26 =	0000001a	r27 =	0000001b
r28 =	0000001c	r29 =	0000001d	r30 =	0000001e	r31 =	0000001f

Java-based simulator results

The image displays a Verilog simulation of the BasicRISCCPU Datapath. The left pane shows the Register File (RF) with 32 registers (0-31) and their current values. The right pane shows the Datapath components, including the ALU, Multiplexers, and Registers, with their internal signals and values.

Register File (RF) Values:

Register	Value
31	0000001F
30	0000001E
29	0000001D
28	0000001C
27	0000001B
26	0000001A
25	00000019
24	00000018
23	FFFFFFFF
22	FFFFFFFF
21	000000F0
20	F0000000
19	FFFE7FFF
18	7FFFFFFF
17	7FFFFFFF
16	FFFFFFFFE
15	0000000F
14	0000000E
13	0000000D
12	0000000C
11	0000000B
10	0000000A
9	00000009
8	00000008
7	00000007
6	00000006
5	00000005
4	00000004
3	00000003
2	00000002
1	00000001
0	00000000

Datapath Components and Signals:

- ALU:** The ALU is shown with its internal signals and values. The ALU result is 00000000.
- Multiplexers:** The Multiplexers are shown with their internal signals and values. The Multiplexer output is 00000000.
- Registers:** The Registers are shown with their internal signals and values. The Register output is 00000000.

Modelsim results

Branch Tests (branch_tests)

- This program verifies the brl instruction.
- Several addresses are loaded into registers r1 through r11, and then branching instructions are used to act as loops and increment values in registers.
- Branch and link addresses are loaded into registers r12 through r16. The tester must monitor the statements; executed to confirm that control is properly passed based on the register values used.
- r20 is loaded with the address of stop


Branch Tests (branch_tests)

PC = 000010ec

r0 = 00000000	r1 = 00001040	r2 = 00001050	r3 = 0000105c
r4 = 00001068	r5 = 00001074	r6 = 00001080	r7 = 00001094
r8 = 000010b8	r9 = 000010c4	r10 = 000010d0	r11 = 000010dc
r12 = 0000109c	r13 = 000010a0	r14 = 000010a8	r15 = 000010ac
r16 = 000010b0	r17 = 00000000	r18 = 00000000	r19 = 00000000
r20 = 000010e8	r21 = 00000000	r22 = 00000000	r23 = 00000000
r24 = 00000001	r25 = 00000000	r26 = 00000000	r27 = 00000000
r28 = ffffffff	r29 = 00000000	r30 = 00000000	r31 = 00000000

Java-based simulator results

Modelsim results



Load Store Tests (load_store_tests)

- This program verifies the str, ldr, and lar instructions.
- r0 loaded with 8000 (hex)
- r1 through r3 are loaded with 1s, r4 through r7 loaded with 2s, r8 through r11 filled with 3s, r12 through r15 loaded with 4s, r16 through r19 are loaded with 5s, r20 through r23 loaded with 6s, r24 through r27 filled with 7s, r28 through r31 loaded with 8s

Load Store Tests (load_store_tests)

PC =		0000109c					
r0 =	00008000	r1 =	00000001	r2 =	00000001	r3 =	00000001
r4 =	00000002	r5 =	00000002	r6 =	00000002	r7 =	00000002
r8 =	00000003	r9 =	00000003	r10 =	00000003	r11 =	00000003
r12 =	00000004	r13 =	00000004	r14 =	00000004	r15 =	00000004
r16 =	00000005	r17 =	00000005	r18 =	00000005	r19 =	00000005
r20 =	00000006	r21 =	00000006	r22 =	00000006	r23 =	00000006
r24 =	00000007	r25 =	00000007	r26 =	00000007	r27 =	00000007
r28 =	00000008	r29 =	00000008	r30 =	00000008	r31 =	00000008

Java-based simulator results

Modelsim results

The screenshot displays the Verilog HDL source code for the `b2v_BasicRISCCPU` module. The code is organized into two main functional blocks, each highlighted with a colored background:

- Top Block (Lines 1-31):** This section, highlighted in light blue, contains the logic for the CPU control and datapath components. It includes:
 - Line 1: Module declaration `module b2v_BasicRISCCPU`.
 - Line 2: Input and output declarations for `clk`, `reset`, `start`, `stop`, `pc`, `reg`, `alr`, `alr2`, `alr3`, `alr4`, `alr5`, `alr6`, `alr7`, `alr8`, `alr9`, `alr10`, `alr11`, `alr12`, `alr13`, `alr14`, `alr15`, `alr16`, `alr17`, `alr18`, `alr19`, `alr20`, `alr21`, `alr22`, `alr23`, `alr24`, `alr25`, `alr26`, `alr27`, `alr28`, `alr29`, `alr30`, `alr31`, `alr32`, `alr33`, `alr34`, `alr35`, `alr36`, `alr37`, `alr38`, `alr39`, `alr40`, `alr41`, `alr42`, `alr43`, `alr44`, `alr45`, `alr46`, `alr47`, `alr48`, `alr49`, `alr50`, `alr51`, `alr52`, `alr53`, `alr54`, `alr55`, `alr56`, `alr57`, `alr58`, `alr59`, `alr60`, `alr61`, `alr62`, `alr63`, `alr64`, `alr65`, `alr66`, `alr67`, `alr68`, `alr69`, `alr70`, `alr71`, `alr72`, `alr73`, `alr74`, `alr75`, `alr76`, `alr77`, `alr78`, `alr79`, `alr80`, `alr81`, `alr82`, `alr83`, `alr84`, `alr85`, `alr86`, `alr87`, `alr88`, `alr89`, `alr90`, `alr91`, `alr92`, `alr93`, `alr94`, `alr95`, `alr96`, `alr97`, `alr98`, `alr99`, `alr100`, `alr101`, `alr102`, `alr103`, `alr104`, `alr105`, `alr106`, `alr107`, `alr108`, `alr109`, `alr110`, `alr111`, `alr112`, `alr113`, `alr114`, `alr115`, `alr116`, `alr117`, `alr118`, `alr119`, `alr120`, `alr121`, `alr122`, `alr123`, `alr124`, `alr125`, `alr126`, `alr127`, `alr128`, `alr129`, `alr130`, `alr131`, `alr132`, `alr133`, `alr134`, `alr135`, `alr136`, `alr137`, `alr138`, `alr139`, `alr140`, `alr141`, `alr142`, `alr143`, `alr144`, `alr145`, `alr146`, `alr147`, `alr148`, `alr149`, `alr150`, `alr151`, `alr152`, `alr153`, `alr154`, `alr155`, `alr156`, `alr157`, `alr158`, `alr159`, `alr160`, `alr161`, `alr162`, `alr163`, `alr164`, `alr165`, `alr166`, `alr167`, `alr168`, `alr169`, `alr170`, `alr171`, `alr172`, `alr173`, `alr174`, `alr175`, `alr176`, `alr177`, `alr178`, `alr179`, `alr180`, `alr181`, `alr182`, `alr183`, `alr184`, `alr185`, `alr186`, `alr187`, `alr188`, `alr189`, `alr190`, `alr191`, `alr192`, `alr193`, `alr194`, `alr195`, `alr196`, `alr197`, `alr198`, `alr199`, `alr200`, `alr201`, `alr202`, `alr203`, `alr204`, `alr205`, `alr206`, `alr207`, `alr208`, `alr209`, `alr210`, `alr211`, `alr212`, `alr213`, `alr214`, `alr215`, `alr216`, `alr217`, `alr218`, `alr219`, `alr220`, `alr221`, `alr222`, `alr223`, `alr224`, `alr225`, `alr226`, `alr227`, `alr228`, `alr229`, `alr230`, `alr231`, `alr232`, `alr233`, `alr234`, `alr235`, `alr236`, `alr237`, `alr238`, `alr239`, `alr240`, `alr241`, `alr242`, `alr243`, `alr244`, `alr245`, `alr246`, `alr247`, `alr248`, `alr249`, `alr250`, `alr251`, `alr252`, `alr253`, `alr254`, `alr255`, `alr256`, `alr257`, `alr258`, `alr259`, `alr260`, `alr261`, `alr262`, `alr263`, `alr264`, `alr265`, `alr266`, `alr267`, `alr268`, `alr269`, `alr270`, `alr271`, `alr272`, `alr273`, `alr274`, `alr275`, `alr276`, `alr277`, `alr278`, `alr279`, `alr280`, `alr281`, `alr282`, `alr283`, `alr284`, `alr285`, `alr286`, `alr287`, `alr288`, `alr289`, `alr290`, `alr291`, `alr292`, `alr293`, `alr294`, `alr295`, `alr296`, `alr297`, `alr298`, `alr299`, `alr300`, `alr301`, `alr302`, `alr303`, `alr304`, `alr305`, `alr306`, `alr307`, `alr308`, `alr309`, `alr310`, `alr311`, `alr312`, `alr313`, `alr314`, `alr315`, `alr316`, `alr317`, `alr318`, `alr319`, `alr320`, `alr321`, `alr322`, `alr323`, `alr324`, `alr325`, `alr326`, `alr327`, `alr328`, `alr329`, `alr330`, `alr331`, `alr332`, `alr333`, `alr334`, `alr335`, `alr336`, `alr337`, `alr338`, `alr339`, `alr340`, `alr341`, `alr342`, `alr343`, `alr344`, `alr345`, `alr346`, `alr347`, `alr348`, `alr349`, `alr350`, `alr351`, `alr352`, `alr353`, `alr354`

Conclusion

After successfully simulating the tests in the Java-based simulator and running the tests in Modelsim, we can see that for each test, the final state (the values held in all the registers) of each simulation matches. Therefore, the entirety of the instruction set of the CPU is functioning properly, and we can conclude that the functionality of this Basic RISC CPU is verified.