
EEL-4713 - Computer Architecture Single-Cycle Control Logic

EEL-4713 Renato Figueiredo

Recap: A Single Cycle Datapath

- We have everything except control signals (underline)
 - · Today's lecture will show you how to generate the control signals



Recap: The MIPS Subset

° ADD and subtract

 op
 rs
 rt
 rd
 shamt
 funct

 6 bits
 5 bits
 5 bits
 5 bits
 5 bits
 6 bits

add rd, rs, rtsub rd, rs, rt

° OR Imm:

31	26	21	16	(
	op	rs	rt	immediate
	6 bits	5 bits	5 bits	16 bits

° LOAD and STORE

· Iw rt, rs, imm16

· ori rt, rs, imm16

- sw rt, rs, imm16
- ° BRANCH:
 - · beg rs, rt, imm16


° JUMP:

• j target op target address
6 bits 26 bits

EEL-4713 Renato Figueiredo

The Big Picture: Where are We Now?

° The Five Classic Components of a Computer



° Today's Topic: Designing the Control for the Single Cycle Datapath


Outline of Today's Lecture

- ° Recap and Introduction
- ° Control for Register-Register & Or Immediate instructions
- ° Control signals for Load, Store, Branch, & Jump
- ° Building a local controller: ALU Control
- ° The main controller
- ° Summary

EEL-4713 Renato Figueiredo

Instruction Fetch Unit at the Beginning of Add / Subtract

- $^{\circ}$ Fetch the instruction from Instruction memory: Instruction <- mem[PC]
 - · This is the same for all instructions



RTL: The ADD Instruction

31 26	21	16	11	6	0
ор	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

° add rd, rs, rt

mem[PC] Fetch the instruction from memory

• R[rd] <- R[rs] + R[rt] The actual operation


• PC <- PC + 4 Calculate the next instruction's address

EEL-4713 Renato Figueiredo

The Single Cycle Datapath during Add and Subtract

31	26	21	16	11	6	0
0	р	rs	rt	rd	shamt	funct

° R[rd] <- R[rs] +/- R[rt]




EEL-4713 Renato Figueiredo

The Single Cycle Datapath during Add and Subtract

31	26	21	16	11	6	0
op		rs	rt	rd	shamt	funct

° R[rd] <- R[rs] +/- R[rt]




•

The Single Cycle Datapath during Or Immediate

31	26	21	16	(
	op 📗	rs	rt	immediate


° R[rt] <- R[rs] or ZeroExt[lmm16]



Instruction Fetch Unit at the End of Add and Subtract

° PC <- PC + 4

• This is the same for all instructions except: Branch and Jump




EEL-4713 Renato Figueiredo

The Single Cycle Datapath during Or Immediate

	ор	rs	rt	immediate
3	31 26	21	16	0


° R[rt] <- R[rs] or ZeroExt[Imm16]



The Single Cycle Datapath during Load

on	rs	rt	immediate
31 26	21	16	(


° R[rt] <- Data Memory {R[rs] + SignExt[imm16]}



The Single Cycle Datapath during Store

op		rs	rt	immediate
31	26	21	16	(

o Data Memory {R[rs] + SignExt[imm16]} <- R[rt]</p>




EEL-4713 Renato Figueiredo

The Single Cycle Datapath during Load

Γ	on	rs	rt	immediate
3	1 26	21	16	0


° R[rt] <- Data Memory {R[rs] + SignExt[imm16]}



The Single Cycle Datapath during Store

ſ	op	rs	rt	immediate	
3	31 26	21	16		0


° Data Memory {R[rs] + SignExt[imm16]} <- R[rt]</pre>



The Single Cycle Datapath during Branch

Г	op	rs	rt	immediate	ı
3	1 26	21	16	(J

° if (R[rs] - R[rt] == 0) then Zero <- 1; else Zero <- 0




EEL-4713 Renato Figueiredo

The Single Cycle Datapath during Jump



° Nothing to do! Make sure control signals are set correctly!




EEL-4713 Renato Figueiredo

Instruction Fetch Unit at the End of Branch

31	26	21	16	0
0	р	rs	rt	immediate

° if (Zero == 1) then PC = PC + 4 + SignExt[imm16]*4; else PC = PC + 4




EEL-4713 Renato Figueiredo

Instruction Fetch Unit at the End of Jump




° PC <- PC<31:29> concat target<25:0> concat "00"




EEL-4713 Renato Figueiredo

Step 4: Given Datapath: RTL -> Control



EEL-4713 Renato Figueiredo

A Summary of the Control Signals



EEL-4713 Renato Figueiredo

A Summary of Control Signals


inst	Register Transfer	
ADD	$R[rd] \leftarrow R[rs] + R[rt];$	PC <- PC + 4
	ALUsrc = RegB, ALUctr = "add", RegDst = rd,	RegWr, nPC_sel = "+4"
SUB	$R[rd] \leftarrow R[rs] - R[rt];$	PC <- PC + 4
	ALUsrc = RegB, ALUctr = "sub", RegDst = rd,	RegWr, nPC_sel = "+4"
ORi	$R[rt] \leftarrow R[rs] + zero_ext(Imm16);$	PC <- PC + 4
	ALUsrc = Im, Extop = "Z", ALUctr = "or", Re	gDst = rt, RegWr, nPC_sel = "+4"
LOAD	$R[rt] \leftarrow MEM[R[rs] + sign_ext(Imm16)];$	PC <- PC + 4
	ALUsrc = Im, Extop = "Sn", ALUctr = "add", MemtoReg, RegDst = rt, RegWr,	nPC_sel = "+4"
STORE	MEM[R[rs] + sign_ext(Imm16)] <- R[rs];	PC <- PC + 4
	ALUsrc = Im, Extop = "Sn", ALUctr = "add",	MemWr, nPC_sel = "+4"
BEQ	if (R[rs] == R[rt]) then PC <- PC + sign_ext(I	mm16)] 00 else PC <- PC + 4
	nPC_sel = "Br", ALUctr = "sub"	

EEL-4713 Renato Figueiredo

*The Concept of Local Decoding

ор	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegDst	1	0	0	X	X	X
ALUSrc	0	1	1	1	0	X
MemtoReg	0	0	1	X	X	X
RegWrite	1	1	1	0	0	0
MemWrite	0	0	0	1	0	0
Branch	0	0	0	0	1	0
Jump	0	0	0	0	0	1
ExtOp	X	0	1	1	X	X
ALUop <n:0></n:0>	"R-type"	Or	Add	Add	Subtract	XXX

The Encoding of ALUop



- ° In this exercise, ALUop has to be 2 bits wide to represent:
 - (1) "R-type" instructions
 - "I-type" instructions that require the ALU to perform:
 - (2) Or, (3) Add, and (4) Subtract
- ° To implement the full MIPS ISA, ALUop has to be 3 bits to represent:
 - (1) "R-type" instructions
 - "I-type" instructions that require the ALU to perform:
 - (2) Or, (3) Add, (4) Subtract, and (5) And (Example: andi)

	R-type	ori	lw	sw	beq	jump
ALUop (Symbolic)	"R-type"	Or	Add	Add	Subtract	xxx
ALUop<2:0>	1 00	0 10	0 00	0 00	0 01	XXX

funct<3:0>

,0000


Instruction Op.

EEL-4713 Renato Figueiredo

The Truth Table for ALUctr

Γ	ALI	Jon	R-type	ori	lw	sw	b	eq	001	0	subtract	
	(Syml		"R-type"	Or	Ado	l Ad	d Sub	tract	/ 010	0	and	
1	ALUop<2:0> /1 00		/1 00	0 10	9 00	0.0	0 0	01	010	1	or	
				4				/	101	0	set-on-le	ess-than
Г		/	·					+	A T TT		A T TT .	
L		ALVo		/	fui			1 /	ALU eration		ALUctr	
Ц	bit<2>	bit<1>	bit<0>/	bit<3>	bit<2>	bit<1>	bit<0>	/01	oci ation	bit<2>	• bit<1>	bit<0>
L	0	/ 0	0 2	X	X	X	Х	1	Add	0	1	0
	0 /	/ _x	1	х	х	X	x	Sı	ubtract	1	1	0
	0 /	1	X	х	х	x	x /		Or	0	0	1
ŗ	1 *	Х	Х	0	0	0	0		Add	0	1	0
L	1	х	х	0	0	1	0	Sı	ıbtract	1	1	0
L	1	х	х	0	1	0	0		And	0	0	0
L	1	х	х	0	1	0	1		Or	0	0	1
L	1	х	х	1	0	1	0	Se	et on <	1	1	1

*The Decoding of the "func" Field



	R-type	ori	lw	sw	beq	jump
ALUop (Symbolic)	"R-type"	Or	Add	Add	Subtract	XXX
ALUop<2:0>	1 00	0 10	0 00	0 00	0 01	XXX

R-type	op)	rs	rt	rd	shamt	funct	
	31	26	21	16	11	6	0	,

funct<5:0>	Instruction Operation
10 0000	add
10 0010	subtract
10 0100	and
10 0101	or
10 1010	set-on-less-than



ALUctr<2:0>	ALU Operation
000	And
001	Subtract
010	Add
110	Or
111	Set-on-less-than

EEL-4713 Renato Figueiredo

The Logic Equation for ALUctr<2>

	ALUop)		fu			
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>	ALUctr<2>
0	X	1	х	x	x	X	1
1	X	X	(0)	0	1	0	1
1	х	X	(1)	0	1	0	1
X	Y	Z	A	В	C	D	
	s func<3	> a don't care					

° ALUctr<2> = !ALUop<2> & ALUop<0> + ALUop<2> & !func<2> & func<1> & !func<0>

= !X&Z + X&!A&!B&C&!D + X&A&!B&C&!D

= !X&Z + X&!B&C&!D

The Logic Equation for ALUctr<1>

	ALUop)					
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>	ALUctr<1>
0	0	(0)	x	x	Х	X	1
0	Х	1)	х	х	Х	х	1
1	x	x	(0)	0	$\sqrt{0}$	0	1
1	Х	X	0	0	1	0	1
1	Х	X	1	0	1/	0	1

° ALUctr<1> = !ALUop<2> & !ALUop<1> + ALUop<2> & !func<2> & !func<0>

EEL-4713 Renato Figueiredo

The ALU Control Block



- ° ALUctr<1> = !ALUop<2> & !ALUop<1> + ALUop<2> & !func<2> & !func<0>
- ° ALUctr<0> = !ALUop<2> & ALUop<1>
 - + ALUop<2> & !func<3> & func<2> & !func<1> & func<0>
 - + ALUop<2> & func<3> & !func<2> & func<1> & !func<0>

The Logic Equation for ALUctr<0>

	ALUop)					
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>	ALUctr<0>
0	1	X	X	X	X	X	1
1	х	X	0	1	0	1	1
1	х	х	1	0	1	0	1

- ° ALUctr<0> = !ALUop<2> & ALUop<1>
 - + ALUop<2> & !func<3> & func<2> & !func<1> & func<0>
 - + ALUop<2> & func<3> & !func<2> & func<1> & !func<0>

EEL-4713 Renato Figueiredo

Step 5: Logic for each control signal

- ° nPC_sel <= if (OP == BEQ) then EQUAL else 0
- ° ALUsrc <= if (OP == "Rtype") then "regB" else "immed"
- ° ALUctr <= if (OP == "Rtype") then funct elseif (OP == ORi) then
 - "OR" elseif (OP == BEQ) then "sub" else "add"
- ° ExtOp <= _____
- ° MemWr <=
- ° MemtoReg <= _____
- ° RegWr: <=____
- ° RegDst: <= ____

Step 5: Logic for each control signal

° nPC sel <= if (OP == BEQ) then EQUAL else 0

° ALUsrc <= if (OP == "Rtype") then "regB" else "immed"

° ALUctr <= if (OP == "Rtype") then funct

elseif (OP == ORi) then "OR"

elseif (OP == BEQ) then "sub"

else "àdd"

° ExtOp <= if (OP == ORi) then "zero" else "sign"

° MemWr <= (OP == Store)

° MemtoReg <= (OP == Load)</p>

<= if ((OP == Store) || (OP == BEQ)) then 0 else 1 ° RegWr:

° RegDst: <= if ((OP == Load) || (OP == ORi)) then 0 else 1

EEL-4713 Renato Figueiredo

The "Truth Table" for RegWrite


ор	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegWrite	1	1	1	X	X	X

° RegWrite = R-type + ori + lw


= !op<5> & !op<4> & !op<3> & !op<2> & !op<1> & !op<0> (R-type)

+ !op<5> & !op<4> & op<3> & op<2> & !op<1> & op<0> (ori)

+ op<5> & !op<4> & !op<3> & !op<2> & op<1> & op<0> (lw)




The "Truth Table" for the Main Control




ор	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegDst	1	0	0	X	X	х
ALUSrc	0	1	1	1	0	х
MemtoReg	0	0	1	X	X	х
<u>RegWrite</u>	<u>1</u>	<u>1</u>	<u>1</u>	<u>0</u>	<u>0</u>	<u>0</u>
MemWrite	0	0	0	1	0	0
Branch	0	0	0	0	1	0
Jump	0	0	0	0	0	1
ExtOp	X	0	1	1	X	х
ALUop (Symbolic)	"R-type"	Or	Add	Add	Subtract	xxx
ALUop <2>	1	0	0	0	0	х
ALUop <1>	0	1	0	0	0	х
ALUop <0>	0	0	0	0	1	x

EEL-4713 Renato Figueiredo

PLA Implementation of the Main Control



Putting it All Together: A Single Cycle Processor



Drawback of this Single Cycle Processor

- ° Long cycle time:
 - · Cycle time must be long enough for the load instruction:

PC's Clock -to-Q +

Instruction Memory Access Time +

Register File Access Time +


ALU Delay (address calculation) +

Data Memory Access Time +

Register File Setup Time +

Clock Skew

Worst Case Timing (Load)



Summary

- ° Single cycle datapath => clocks per instruction=1, clock cycle time => long
- ° 5 steps to design a processor
 - 1. Analyze instruction set => datapath requirements
 - 2. Select set of datapath components & establish clock methodology
 - · 3. Assemble datapath meeting the requirements
 - 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.

Processor

Control

Datapath

Input

Output

Memory

• 5. Assemble the control logic

° Control is the hard part

- ° MIPS makes control easier
- · Instructions same size
- · immediates have same size & location
- · Source registers always in same place
- Operations always on registers/immediates EEL-4713 Renato Figueiredo

[°] Cycle time is much longer than needed for all other instructions