Samuel Lichtenheld 10/29/15 Assignment 3

Introduction

This assignment covered the single cycle mips architecture. The basic datapath was implemented, preparing us to implement a pipeline later.

Instruction Functionality

Name	Operation		
Add	R[rd] = R[rs] + R[rt]		
add imm.	R[rt] = R[rs] + SignExtImm		
add imm. uns.	R[rt] = R[rs] + ZeroExtImm		
add uns.	R[rd] = R[rs] + R[rt]		
and	R[rd] = R[rs] & R[rt]		
and imm.	R[rt] = R[rs] & ZeroExtImm		
branch eq	if (R[rs]==R[rt]) PC=PC+4+BranchAddr		
branch not eq	if (R[rs]!=R[rt]) PC=PC+4+BranchAddr		
jump	PC=JumpAddr		
jump and link	R[31]=PC+8;PC=JumpAddr		
jump reg	PC=R[rs]		
load byte uns.	$R[rt] = \{24'b0,M[R[rs]+SignExtImm](7:0)\}$		
load halfword uns.	$R[rt] = \{16'b0,M[R[rs]+SignExtImm](15:0)\}$		
load upper imm.	R[rt] = {imm, 16'b0}		
load word	R[rt] = M[R[rs] + SignExtImm]		
Nor	$R[rd] = \sim (R[rs] \mid R[rt])$		
Or	R[rd] = R[rs] R[rt]		
Or imm.	R[rt] = R[rs] ZeroExtImm		
set less than	R[rd] = (R[rs] < R[rt]) ? 1:0		
set less than imm.	R[rt] = (R[rs] < SignExtImm) ? 1:0		

set less than imm. uns.	R[rt] = (R[rs] < SignExtImm) ? 1:0	
set less than uns.	R[rd] = (R[rs] < R[rt]) ? 1:0	
shift left logical	R[rd] = R[rt] << shamt	R
shift right logical	R[rd] = R[rt] >>> shamt	R
store byte	M[R[rs]+SignExtImm](7:0) = R[rt](7:0)	1
store halfword	M[R[rs]+SignExtImm](15:0) = R[rt](15:0)	I
store word	M[R[rs]+SignExtImm] = R[rt]	1
subtract	R[rd] = R[rs] - R[rt]	R
subtract uns.	R[rd] = R[rs] = R[rt]	R

Implentation Order

Set1

All R-type instructions except jr

add

addi

addu

and

or

nor

slt

sltu

sll

srl

sub

subu

Set2

beq

bne

jal

jr

j

Set3

lbu

lhu

lw

 sb

sh

sw




Figure 1: Everything but Load and Stores without PC




Figure 2: Everything PC related (jumps and branches)





Figure 3: Byte Addressable Mem

	shole	Word	half		byle
Mar The	Will	gens	water	bory	With
To To	MUNIO = 00 MUNIO = 01 MUNIO = 11 MUNIO = 11 OND = 11 OND = 12 OND = 12	2=10	WE (0-1) = 1 WE (0-1) = 1 WE AD DREJE	0,40=00 0,41=01 chi/En[[-]=1 Musk[z=]=1 REAU EQUAL	In0=00
C				0.10-11	In 1=00
THURES.	Ino = 11 Ino = 10 Inz = 00 Inz = 10 addrotal chie [3:0]=1	0.to = 01 1 = 10 2 = 11 3 = 00 addr3+=1	In 1 = 00 Z = 07 chip En [12]=1	Out 0=01 Out 1=10 Majle 350=1 ChipEn (2=D=1	2n1=1
CR JUNETANTS	To = 10 In = 11 In = 11 In = 11	6 +0 = 10 = 11 = 00 = 01	In2 = 0. In3 = 0)	0,10=10 0,1=11 Mark=[0,1]=1	T_2=0, en 2=1
	100 [3-0]=1	en-1	MaEn(1:3)=1	July E (2,3)=1	
	The (20) 1	1-,	In4 = 00 In0 = 01	0 10 =16 0 11 =00 Mark = [1,2]=1 day E = [3,0) add r O+=	


Figure 4: Byte Addressable Mem Control Signals (Little Endian)

ROP_TEST

addi \$1, \$0, 0x0001 addi \$2, \$0, 0xffff add \$3, \$2, \$1 addu \$3, \$2, \$1 sub \$3, \$2, \$1 sub \$3, \$1, \$2 lui \$1, 0xffff and \$3, \$1, \$2 or \$3, \$1, \$2 sltu \$3, \$0, \$1 sll \$3, \$3, 16 srl \$3, \$3, 16



add \$3, \$2, \$1 sub \$3, \$2, \$1 lui \$1, 0xffff addi \$2, \$0, 0xffff addu \$3, \$2, \$1 sub \$3, \$1, \$2



and \$3, \$1, \$2

sltu \$3, \$0, \$1

srl \$3, \$3, 16

or \$3, \$1, \$2

sll \$3, \$3, 16

Branch & Jump testing through Fibonacci Sequence

0: addiu \$1, \$0, 0x0005 1: add \$4, \$0, \$0

2: add \$2, \$r0, \$0

3: addi \$5, \$0, 0x0001

for:

4: slt \$10, \$2, \$1

5: beq \$10, \$0, exit(9)

6: slti \$10, \$2, 0x0002

7: beq \$10, \$0, else(2)

8: add \$3, \$2, \$0

9: j forloopend

else:

a: add \$3, \$4, \$5

b: add \$4, \$5, \$0

c: add \$5, \$3, \$0


forloopend:

d: addi \$2, \$2, 0x0001

e: j for


exit:

f: j exit



addi \$2, \$2, 0x0001

Figure 5: jumps exhibited



7: beq \$10, \$0, else(2)

Figure 6: BEQ if equality isn't satisfied




Figure 7: BEQ if equality is satisfied

```
Byte Addressable Ram Testing
```

- 0: lui \$1, 0x0100
- 1: lui \$2, 0xFFFF
- 2: lui \$3, 0x5555
- 3: lui \$4, 0x8888
- 4: addi \$2, 0xFFFF
- 5: addi \$3, 0x5500
- 6: addi \$4, 0x0088
- 7: addi \$5, 0xDDDD
- 8: addi \$6, 0x0001
- 9: addi \$7, 0x0012
- addi \$8, 0x0023 a:
- b: sw \$1, 0(\$0)
- c: sw \$2, 4(\$0)
- d:
- sw \$3, 8(\$0)
- e: sw \$4, 12(\$0)
- f: lw \$20, 12(\$0)
- lw \$21, 8(\$0) 10:
- 11: lw \$22, 4(\$0)
- lw \$23, 0(\$0) 12:
- 13: sw \$1, 0(\$6)
- 14: sw \$2, 4(\$6)
- 15: sw \$3, 8(\$6)
- 16: sw \$4, 12(\$6)
- 17: lw \$20, 12(\$6)
- 18:
- lw \$21, 8(\$6) 19: lw \$22, 4(\$6)
- 1a: lw \$23, 0(\$6)
-Continued with various test cases on all edges

Waveforms on next page

