
VHDL LANGURAGE

FLIP-FLOPS, REGISTERS, COUNTERS, ANDASIMPLEPROCESSOR

DR.TIN THET NWE1


4-BIT UP COUNTER



UP COUNTER

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;
ENTITY upcount IS
   PORT (Clock, Resetn, E: IN STD_LOGIC;
                         : OUT STD_LOGIC_VECTOR (3 DOWNTO 0));
END upcount;
ARCHITECTURE Behavior OF upcount IS
   SIGNAL Count: STD_LOGIC_VECTOR (3 DOWNTO 0);
BEGIN
   PROCESS (Clock, Resetn)
   BEGIN
        IF Resetn = '0' THEN
            Count <= "0000";
        ELSIF (Clock'EVENT AND Clock = '1') THEN
            IF E = '1' THEN
                 Count <= Count + 1;
            ELSE
                 Count <= Count;
            END IF;
        END IF;
   END PROCESS:
   Q \le Count;
END Behavior;
```


N-BIT UP COUNTER




N-BIT UP COUNTER

```
library IEEE;
                                                process (reset,clk,En)
use IEEE.STD LOGIC 1164.ALL;
                                               begin
use IEEE.std_logic_unsigned.all;
                                               if reset ='1' then
                                                  count<= (others=>'0');
                                                elsif rising_edge (clk) then
                                                  if En ='1' then
entity n_bit_upcounter is
  generic (n:integer:=3);
                                                    count <= count + 1;
  Port (clk: in STD LOGIC;
                                                  else
         En: in STD LOGIC;
                                                    count <= count:
      reset: in STD LOGIC;
                                                  end if:
 Q: out STD_LOGIC_VECTOR (n downto 0));
                                                end if:
                                                end process;
end n bit upcounter;
architecture Behavioral of n_bit_upcounter is
                                                Q<= count:
signal count: std_logic_vector ( n downto 0);
begin
                                                end Behavioral:
```

N=3




N=4




N-BIT DOWN COUNTER

```
library IEEE;
                                            begin
use IEEE.STD_LOGIC_1164.ALL;
                                            process (reset,clk,En)
use IEEE.std_logic_unsigned.all;
                                            begin
                                            if reset ='1' then
entity n_bit_dwn_counter is
  generic (n:integer:=4);
                                               count<= (others=>'0');
  Port (clk: in STD_LOGIC;
                                            elsif rising_edge (clk) then
         En: in STD LOGIC;
                                                     if Fn ='1' then
      reset: in STD LOGIC;
                                                              count<= count-1:
 Q: out STD_LOGIC_VECTOR (n downto
                                                     else
0));
                                                              count <= count:
end n bit dwn counter;
                                                     end if;
                                             end if;
architecture Behavioral of
                                             end process;
n bit dwn counter is
                                             Q<= count:
signal count: std_logic_vector ( n downto
0);
                                             end Behavioral:
```


N-BIT DOWN COUNTER



N-BIT DOWN COUNTER



PARALLEL LOAD UP COUNTER




PARALLEL LOAD UP COUNTER

```
library ieee;
                                              process (clk,reset)
use ieee.std_logic_1164.all;
                                              begin
use ieee.std_logic_unsigned.all;
                                             if reset ='1' then
                                                count <= ( others => '0');
entity up counter is
generic (n: integer := 3);
                                              elsif rising_edge (clk) then
                                                if I='1' then
port (
 R: in std_logic_vector ( n downto 0);
                                                  count <= R;
 clk,reset,L: in std_logic;
                                                else
 Q: out std_logic_vector ( n downto 0) );
                                                  count <= count+1:
                                                end if:
                                             end if;
                                              end process;
                                              Q<=count;
end up counter;
architecture arch of up_counter is
                                             end arch:
signal count: std_logic_vector(n downto
0);
begin
```

PARALLEL LOAD UP COUNTER (TEST BENCH)

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use ieee.std logic unsigned.all;
entity sim counter is
generic (n: integer:=3);
end sim counter;
architecture Behavioral of sim counter is
component up counter is
generic (n: integer := 3);
port (
 R: in std logic vector (n downto 0);
 clk,reset,L: in std logic;
 Q: out std logic vector (n downto 0) );
end component;
signal R: std logic vector (n downto 0);
 signal clk,reset,L: std logic;
signal Q: std logic vector (n downto 0);
begin
U: up counter
```


```
generic map (n=>n)
port map (R=>R, clk=>clk, reset => reset ,L=>L , Q=>Q);
process
begin
clk<='0': wait for 5 ns:
clk<='1': wait for 5 ns:
end process;
process
begin
reset <='1': wait for 5 ns:
reset <='0': wait:
end process;
process
beain
L \le 0': wait for 20 ns:
L <='1': wait for 15 ns:
L <= '0' : wait :
end process;
process
beain
R <= "1010": wait:
end process;
end Behavioral:
```




MODULUS-10 UP COUNTER


```
library IEEE;
                                            begin
                                            if reset ='1' then
use IEEE.STD LOGIC 1164.ALL;
use IEEE.std_logic_unsigned.all;
                                              count<= (others=>'0');
                                             elsif rising_edge (clk) then
                                              if En ='1' then
                                                     if count="1010" then
entity n bit upcounter is
  generic (n:integer:=3);
                                                       count<= (others=>'0');
  Port (clk: in STD_LOGIC;
                                                    else
         En: in STD LOGIC;
                                                       count <= count+1:
      reset: in STD LOGIC;
                                                    end if:
 Q: out STD_LOGIC_VECTOR (n downto
                                               end if:
0));
                                            end if;
end n bit upcounter;
                                             end process;
architecture Behavioral of
                                             Q<= count:
n_bit_upcounter is
signal count: std_logic_vector(n
                                            end Behavioral:
downto 0);
begin
```


process (reset,clk,En)





CLOCK DIVIDER





```
library IEEE;
                                            begin
use IEEE.STD_LOGIC_1164.ALL;
                                           if rising_edge (clk_100M) then
use IEEE.std_logic_unsigned.all;
                                              if cnt = 4999999 then
                                                  -(100M/(10*2)-1)
entity clk_divider is
                                                cnt \le 0:
  Port (clk_100M: in STD_LOGIC;
                                                clk1 \le not clk1:
      clk_10: out STD_LOGIC);
                                               else
                                                 cnt \le cnt + 1:
end clk_divider;
                                              end if:
architecture Behavioral of clk_divider is
                                            end if:
signal cnt:integer range 0 to 4999999:=0;
                                            end process;
signal clk1:std_logic:='0';
                                            clk 10 \le clk1;
begin
                                            end Behavioral;
process (clk_100M)
```

library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.std_logic_unsigned.all;

entity sim is end sim;

architecture Behavioral of sim is

component clk_divider is Port (clk_100M : in STD_LOGIC; clk_10 : out STD_LOGIC); end component;

signal clk_100M:std_logic;

signal clk_10: std_logic;

begin

UU:clk_divider
port map
(clk_100M => clk_100M,
clk_10 => clk_10);

process begin clk_100M <='0'; wait for 5 ns; clk_100M <='1'; wait for 5 ns; end process;

end Behavioral;