# DIGITAL LOGIC WITH VHDL DESIGN

Dr Tin Thet Nwe

### structural description for shift

Q. In digital systems it is often necessary to have circuits that can shift the bits of a vector by one or more bit positions to the left or right. Design a circuit that can shift a four-bit vector  $W = w_3 w_2 w_1 w_0$  one bit position to the right when a control signal Shift is equal to 1. Let the outputs of the circuit be a four-bit vector  $Y = v_2 v_2 v_3 v_4 v_6$  and a signal k.






Figure 6.55 A shifter circuit.

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity mux2To1 is
( a,b,s: in std_logic;
   c: out std_logic;
end mux2To1;
architecture logic_function of mux2To1 is
signal w1,w2,w3: std_logic;
begin
   w1 \le not s;
   w2 \le w1 and a;
  w3 \le s and b;
   c \le w2 \text{ or } w3;
end logic_function;
```

```
library ieee;
use ieee.std logic 1164.all;
FNTITY shifter IS
PORT (w: IN STD LOGIC VECTOR(3DOWNTO0);
         Shift: IN STD LOGIC;
         y: OUT STD LOGIC VECTOR(3DOWNTO0);
         k: OUT STD LOGIC);
END shifter:
ARCHITECTURE Behavior OF shifter IS
BEGIN
mux1:entity work.mux2To1
port map ( a = > 0', b = > w(0), s = > shift, c = > k);
mux2:entity work.mux2To1
port map ( a=>w(0), b=>w(1),s=>shift,c=>y(0) );
mux3:entity work.mux2To1
port map ( a=>w(1), b=>w(2), s=>shift, c=>y(1));
mux4:entity work.mux2To1
port map ( a=>w(2), b=>w(3), s=>shift, c=>y(2));
mux4:entity work.mux2To1
port map ( a=>w(3), b=>'0', s=>shift, c=>y(3) );
END Behavior:
```

```
library ieee;
use ieee.std_logic_1164.all;
FNTITY shifter IS
PORT (w: IN STD LOGIC VECTOR(3DOWNTO0);
        Shift: IN STD LOGIC;
        y: OUT STD LOGIC VECTOR(3DOWNTO0);
        k: OUT STD LOGIC);
END shifter:
ARCHITECTURE Behavior OF shifter IS
BEGIN
PROCESS (Shift, w)
BEGIN
        IF
            Shift='1' THEN
        y(3) \le 0';
        y(2 DOWNTO0) \le w(3DOWNTO1);
        k < w(0);
ELSE
y<w;
k<'0';
ENDIF;
ENDPROCESS;
ENDBehavior:
```

## Structural description

Q. Design a circuit that can shift a four-bit vector  $W = w_3 w_2 w_1 w_0$  one bit position to the right when a control signal Shift is equal to 1. Let the outputs of the circuit be a four-bit vector  $Y = y_3 y_2 y_1 y_0$  and a signal k. Use structural description.

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY shifter IS
   PORT (w
                : IN
                       STD_LOGIC_VECTOR(3 DOWNTO 0);
          Shift : IN
                      STD_LOGIC ;
                : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
                : OUT STD_LOGIC);
END shifter;
ARCHITECTURE Behavior OF shifter IS
BEGIN
   PROCESS (Shift, w)
   BEGIN
        IF Shift = '1' THEN
            y(3) <= '0';
            y(2 DOWNTO 0) \le w(3 DOWNTO 1);
            k \le w(0);
        ELSE
            y \le w;
            k <= '0';
        END IF;
   END PROCESS;
END Behavior;
```

Figure 6.58 Structural VHDL code that specifies the shifter circuit in Figure 6.55.

#### Behavioral description


```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;
ENTITY shifter IS
    PORT ( w : IN
                      UNSIGNED(3 DOWNTO 0);
          Shift: IN
                      STD_LOGIC;
               : OUT UNSIGNED(3 DOWNTO 0);
               : OUT STD_LOGIC);
END shifter;
ARCHITECTURE Behavior OF shifter IS
BEGIN
    PROCESS (Shift, w)
    BEGIN
        IF Shift = "1" THEN
            y \le w SRL 1;
            k \le w(0);
        ELSE
            y \le w;
            k <= "0";
        END IF;
    END PROCESS;
END Behavior;
```

Figure 6.59 Behavioral VHDL code that specifies the shifter circuit in

#### Barrel shifter

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;
ENTITY barrel IS
   PORT (w: IN UNSIGNED(3 DOWNTO 0);
          s : IN UNSIGNED(1 DOWNTO 0));
          y : OUT UNSIGNED(3 DOWNTO 0));
END barrel;
ARCHITECTURE Behavior OF barrel IS
BEGIN
   PROCESS (s, w)
   BEGIN
       CASE s IS
            WHEN "00" =>
                y \le w;
            WHEN "01" =>
                y \le w ROR 1;
            WHEN "10" =>
                y \le w ROR 2;
            WHEN OTHERS =>
                y \le w ROR 3;
       END CASE;
   END PROCESS;
END Behavior;
```

**Figure 6.60** VHDL code that specifies the barrel shifter circuit in Figure 6.56.



- 5

















