











MSP430F5438, MSP430F5437, MSP430F5436, MSP430F5435 MSP430F5419, MSP430F5418

SLAS612F - AUGUST 2009 - REVISED SEPTEMBER 2018

MSP430F543x, MSP430F541x Mixed-Signal Microcontrollers

Device Overview

1.1 **Features**

- Low Supply Voltage Range: 2.2 V to 3.6 V
- **Ultra-Low Power Consumption**
 - Active Mode (AM): All System Clocks Active
 - 312 μA/MHz at 8 MHz, 3.0 V, Flash Program **Execution (Typical)**
 - 140 μA/MHz at 8 MHz, 3.0 V, RAM Program Execution (Typical)
 - Standby Mode (LPM3):
 - Real-Time Clock (RTC) With Crystal, Watchdog, and Supply Supervisor Operational, Full RAM Retention, Fast Wake up: 2.6 µA at 3.0 V (Typical)
 - Low-Power Oscillator (VLO), General-Purpose Counter, Watchdog, and Supply Supervisor Operational, Full RAM Retention, Fast Wakeup: 1.8 µA at 3.0 V (Typical)
 - Off Mode (LPM4): Full RAM Retention, Supply Supervisor Operational, Fast Wakeup: 1.69 µA at 3.0 V (Typical)
- Wake up From Standby Mode in Less Than 5 µs
- 16-Bit RISC Architecture
 - Extended Memory
 - Up to 18-MHz System Clock
- Flexible Power-Management System
 - Fully Integrated LDO With Programmable Regulated Core Supply Voltage
 - Supply Voltage Supervision, Monitoring, and Brownout
- Unified Clock System (UCS)
 - FLL Control Loop for Frequency Stabilization
 - Low-Power Low-Frequency Internal Clock Source (VLO)

Applications

- Analog and Digital Sensor Systems
- **Digital Motor Control**
- Remote Controls

- Low-Frequency Trimmed Internal Reference Source (REFO)
- 32-kHz Crystals
- High-Frequency Crystals up to 32 MHz
- · 16-Bit Timer TA0, Timer A With Five Capture/Compare Registers
- 16-Bit Timer TA1, Timer A With Three Capture/Compare Registers
- 16-Bit Timer TB0, Timer_B With Seven Capture/Compare Shadow Registers
- Up to Four Universal Serial Communication Interfaces
 - USCI_A0, USCI_A1, USCI_A2, and USCI_A3 Each Support:
 - Enhanced UART Supports Automatic Baud-Rate Detection
 - IrDA Encoder and Decoder
 - Synchronous SPI
 - USCI_B0, USCI_B1, USCI_B2, and USCI_B3 Each Support:
 - I^2C
 - Synchronous SPI
- 12-Bit Analog-to-Digital Converter (ADC)
 - Internal Reference
 - Sample-and-Hold
 - Autoscan Feature
 - 14 External Channels, 2 Internal Channels
- Hardware Multiplier Supporting 32-Bit Operations
- Serial Onboard Programming, No External Programming Voltage Needed
- · 3-Channel Internal DMA
- Basic Timer With RTC Feature
- **Device Comparison Summarizes the Available** Family Members
- **Thermostats**
- **Digital Timers**
- Hand-Held Meters



1.3 Description

The TI MSP family of ultra-low-power microcontrollers consists of several devices featuring different sets of peripherals targeted for various applications. The architecture, combined with five low-power modes, is optimized to achieve extended battery life in portable measurement applications. The device features a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that contribute to maximum code efficiency. The digitally controlled oscillator (DCO) allows the device to wake up from low-power modes to active mode in less than 5 µs.

The MSP430F543x and MSP430F541x microcontrollers have three 16-bit timers, a high-performance 12-bit analog-to-digital converter (ADC), up to four universal serial communication interfaces (USCIs), a hardware multiplier, DMA, a real-time clock (RTC) module with alarm capabilities, and up to 87 I/O pins.

For complete module descriptions, see the MSP430F5xx and MSP430F6xx Family User's Guide.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (2)
MSP430F5438IPZ	LQFP (100)	14 mm × 14 mm
MSP430F5437IPN	LQFP (80)	12 mm × 12 mm
MSP430F5436IPZ	LQFP (100)	14 mm × 14 mm
MSP430F5435IPN	LQFP (80)	12 mm × 12 mm
MSP430F5419IPZ	LQFP (100)	14 mm × 14 mm
MSP430F5418IPN	LQFP (80)	12 mm × 12 mm


⁽¹⁾ For the most current device, package, and ordering information, see the *Package Option Addendum* in Section 8, or see the TI website at www.ti.com.

⁽²⁾ The sizes shown here are approximations. For the package dimensions with tolerances, see the Mechanical Data in Section 8.



1.4 Functional Block Diagrams


Figure 1-1 shows the functional block diagram for the devices in the PZ package.



Copyright © 2016, Texas Instruments Incorporated

Figure 1-1. Functional Block Diagram, MSP430F5438IPZ, MSP430F5436IPZ, MSP430F5419IPZ

Figure 1-2 shows the functional block diagram of the devices in the PN package.



Copyright © 2016, Texas Instruments Incorporated

Figure 1-2. Functional Block Diagram, MSP430F5437IPN, MSP430F5435IPN, MSP430F5418IPN



Table of Contents

1	Devi	ce Overview	1		5.26	PMM, SVM Low Side	. 29
	1.1	Features	1		5.27	Wake-up Times From Low-Power Modes	. 30
	1.2	Applications	1		5.28	Timer_A	. 30
	1.3	Description	2		5.29	Timer_B	. 30
	1.4	Functional Block Diagrams	3		5.30	USCI (UART Mode) Clock Frequency	. 31
2	Revi	sion History	5		5.31	USCI (UART Mode)	. 31
3		ce Comparison	_		5.32	USCI (SPI Master Mode) Clock Frequency	. 31
	3.1	Related Products	_		5.33	USCI (SPI Master Mode)	
4	Term	ninal Configuration and Functions	7		5.34	USCI (SPI Slave Mode)	
	4.1	Pin Diagrams	_		5.35	USCI (I ² C Mode)	
	4.2	Signal Descriptions	9		5.36	12-Bit ADC, Power Supply and Input Range	
5	Spec	cifications	_			Conditions	. 35
	5 .1	Absolute Maximum Ratings			5.37	12-Bit ADC, External Reference	. 35
	5.2	ESD Ratings			5.38	12-Bit ADC, Built-In Reference	. 36
	5.3	Recommended Operating Conditions	_		5.39	12-Bit ADC, Timing Parameters	. 37
	5.4	Active Mode Supply Current Into V _{CC} Excluding			5.40	12-Bit ADC, Linearity Parameters	. 37
		External Current	<u>17</u>		5.41	12-Bit ADC, Temperature Sensor and Built-In $V_{\mbox{\scriptsize MID}}$	38
	5.5	Low-Power Mode Supply Currents (Into V _{CC})			5.42	Flash Memory	. 39
		Excluding External Current			5.43	JTAG and Spy-Bi-Wire Interface	. 39
	5.6	Thermal Resistance Characteristics	<u>17</u>	6	Deta	iled Description	. 40
	5.7	Schmitt-Trigger Inputs – General-Purpose I/O	<u>18</u>		6.1	CPU	. 40
	5.8	Inputs – Ports P1 and P2	<u>18</u>		6.2	Operating Modes	. 41
	5.9	Leakage Current – General-Purpose I/O	<u>18</u>		6.3	Interrupt Vector Addresses	. 42
	5.10	Outputs – General-Purpose I/O (Full Drive	40		6.4	Memory Organization	. 43
	E 11	Strength)	<u>19</u>		6.5	Bootloader (BSL)	. 44
	5.11	Outputs – General-Purpose I/O (Reduced Drive Strength)	19		6.6	JTAG Operation	
	5.12	Output Frequency – General-Purpose I/O			6.7	Flash Memory (Link to User's Guide)	
	5.13	Typical Characteristics – Outputs, Reduced Drive	10		6.8	RAM (Link to User's Guide)	
		Strength (PxDS.y = 0)	20		6.9	Peripherals	. 46
	5.14	Typical Characteristics - Outputs, Full Drive			6.10	Input/Output Diagrams	_
		Strength (PxDS.y = 1)	<u>21</u>		6.11	TLV (Device Descriptor) Structures	
	5.15	Crystal Oscillator, XT1, Low-Frequency Mode	22	7	Devi	ce and Documentation Support	
	5.16	Crystal Oscillator, XT1, High-Frequency Mode	<u>23</u>		7.1	Getting Started and Next Steps	
	5.17	Crystal Oscillator, XT2	24		7.2	Device Nomenclature	
	5.18	Internal Very-Low-Power Low-Frequency Oscillator	05		7.3	Tools and Software	_
	E 10	(VLO)	<u>25</u>		7.4	Documentation Support	_
	5.19	Internal Reference, Low-Frequency Oscillator (REFO)	25		7.5	Related Links	101
	5.20	DCO Frequency			7.6	Community Resources	101
	5.21	PMM, Brownout Reset (BOR)			7.7	Trademarks	102
	5.22	PMM, Core Voltage			7.8	Electrostatic Discharge Caution	102
	5.23	PMM, SVS High Side			7.9	Export Control Notice	102
	5.24	PMM, SVM High Side			7.10	•	102
	5.25	PMM, SVS Low Side		8		nanical, Packaging, and Orderable	
	5.25	1 WINT, OVO LOW SING.	20	•			102





2 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

hanges from August 26, 2014 to September 20, 2018	ge
Added Section 3.1, Related Products	6
Added typical conditions statements at the beginning of Section 5, Specifications	15
Moved T _{sto} to Section 5.1, Absolute Maximum Ratings	15
 Moved T_{stg} to Section 5.1, Absolute Maximum Ratings. Added Section 5.2, ESD Ratings. 	15
Updated notes (1) and (2) and added note (3) in Section 5.27, Wake-up Times From Low-Power Modes and Reset	
Removed ADC12DIV from the formula for the TYP value in the second row of the topology parameter in	
Section 5.39, 12-Bit ADC, Timing Parameters, because ADC12CLK is after division	<u>37</u>
Throughout document, changed all instances of "bootstrap loader" to "bootloader"	<u>44</u>
Corrected spelling of NMIIFG in Table 6-6, System Module Interrupt Vector Registers	48
Replaced former Tools Support section with Section 7.3, Tools and Software	98
Section 5.39, 12-Bit ADC, Timing Parameters, because ADC12CLK is after division Throughout document, changed all instances of "bootstrap loader" to "bootloader" Corrected spelling of NMIIFG in Table 6-6, System Module Interrupt Vector Registers Replaced former Tools Support section with Section 7.3, Tools and Software Added content to Section 7.4, Documentation Support	00



3 Device Comparison

Table 3-1 summarizes the available family members.

Table 3-1. Device Comparison⁽¹⁾⁽²⁾

					US	SCI			PACKAGE
DEVICE	FLASH (KB)	SRAM (KB)	Timer_A ⁽³⁾	Timer_B ⁽⁴⁾	CHANNEL A: UART, IrDA, SPI	CHANNEL B: SPI, I ² C	ADC12_A (Ch)	I/Os	
MSP430F5438	256	16	5, 3	7	4	4	14 ext, 2 int	87	100 PZ
MSP430F5437	256	16	5, 3	7	2	2	14 ext, 2 int	67	80 PN
MSP430F5436	192	16	5, 3	7	4	4	14 ext, 2 int	87	100 PZ
MSP430F5435	192	16	5, 3	7	2	2	14 ext, 2 int	67	80 PN
MSP430F5419	128	16	5, 3	7	4	4	14 ext, 2 int	87	100 PZ
MSP430F5418	128	16	5, 3	7	2	2	14 ext, 2 int	67	80 PN

⁽¹⁾ For the most current package and ordering information, see the *Package Option Addendum* in Section 8, or see the TI website at

3.1 Related Products

For information about other devices in this family of products or related products, see the following links.

Products for TI Microcontrollers TI's low-power and high-performance MCUs, with wired and wireless connectivity options, are optimized for a broad range of applications.

Products for MSP430 Ultra-Low-Power Microcontrollers One platform. One ecosystem. Endless possibilities. Enabling the connected world with innovations in ultra-low-power microcontrollers with advanced peripherals for precise sensing and measurement.

Companion Products for MSP430F5438 Review products that are frequently purchased or used in conjunction with this product.

TI Reference Designs Find reference designs that leverage the best in TI technology to solve your system-level challenges

⁽²⁾ Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

⁽³⁾ Each number in the sequence represents an instantiation of Timer_A with its associated number of capture compare registers and PWM output generators available. For example, a number sequence of 3, 5 would represent two instantiations of Timer_A, the first instantiation having 3 and the second instantiation having 5 capture compare registers and PWM output generators, respectively.

⁽⁴⁾ Each number in the sequence represents an instantiation of Timer_B with its associated number of capture compare registers and PWM output generators available. For example, a number sequence of 3, 5 would represent two instantiations of Timer_B, the first instantiation having 3 and the second instantiation having 5 capture compare registers and PWM output generators, respectively.



4 Terminal Configuration and Functions

4.1 Pin Diagrams

Figure 4-1 shows the pinout for the MSP430F5438, MSP430F5436, and MSP430F5419 devices in the 100-pin PZ package.




Figure 4-1. 100-Pin PZ Package (Top View) - MSP430F5438IPZ, MSP430F5436IPZ, MSP430F5419IPZ



Figure 4-2 shows the pinout for the MSP430F5437, MSP430F5435, and MSP430F5418 devices in the 80-pin PN package.




Figure 4-2. 80-Pin PN Package (Top View) - MSP430F5437IPN, MSP430F5435IPN, MSP430F5418IPN



4.2 Signal Descriptions

Table 4-1 describes the signals for all device variants and package options.

Table 4-1. Signal Descriptions

TERMINAL					
NAME	N	Ο.	I/O ⁽¹⁾	DESCRIPTION	
NAME	PZ	PN			
P6.4/A4	1	1	I/O	General-purpose digital I/O	
1 0.4// (4	•	'	1/0	Analog input A4 for ADC	
P6.5/A5	2	2	I/O	General-purpose digital I/O	
	_			Analog input A5 for ADC	
P6.6/A6	3	3	I/O	General-purpose digital I/O	
				Analog input A6 for ADC	
P6.7/A7	4	4	I/O	General-purpose digital I/O	
				Analog input A7 for ADC	
P7.4/A12	5	5	I/O	General-purpose digital I/O	
				Analog input A12 for ADC	
P7.5/A13	6	6	I/O	General-purpose digital I/O	
				Analog input A13 for ADC	
P7.6/A14	7	7	I/O	General-purpose digital I/O	
				Analog input A14 for ADC	
P7.7/A15	8	8	I/O	General-purpose digital I/O	
				Analog input A15 for ADC	
				General-purpose digital I/O	
P5.0/A8/VREF+/VeREF+	9	9	I/O	Analog input A8 for ADC	
				Output of reference voltage to the ADC	
				Input for an external reference voltage to the ADC	
				General-purpose digital I/O	
DE 4/400/DEE 4/4 DEE		40	1/0	Analog input A9 for ADC	
P5.1/A9/VREF-/VeREF-	10	10	I/O	Negative terminal for the ADC reference voltage for the internal reference voltage	
				Negative terminal for the ADC reference voltage for an external applied reference voltage	
AVCC	11	11		Analog power supply	
AVSS	12	12		Analog ground supply	
				General-purpose digital I/O	
P7.0/XIN	13	13	I/O	Input terminal for crystal oscillator XT1	
				General-purpose digital I/O	
P7.1/XOUT	14	14	I/O	Output terminal of crystal oscillator XT1	
DVSS1	15	15		Digital ground supply	
DVCC1	16	16		Digital power supply	
				General-purpose digital I/O with port interrupt	
P1.0/TA0CLK/ACLK	17	17	I/O	TA0 clock signal TACLK input	
				ACLK output (divided by 1, 2, 4, 8, 16, or 32)	
				General-purpose digital I/O with port interrupt	
P1.1/TA0.0	18	18	I/O	TA0 CCR0 capture: CCI0A input, compare: Out0 output	
				BSL transmit output	
				General-purpose digital I/O with port interrupt	
P1.2/TA0.1	19	19	I/O	TA0 CCR1 capture: CCI1A input, compare: Out1 output	
				BSL receive input	
	L	1	1	•	

⁽¹⁾ I = input, O = output, N/A = not available on this package offering



TERMINAL				
	NO.		I/O ⁽¹⁾	DESCRIPTION
NAME	PZ	PN		
D4 2/TA0 2	20	20	I/O	General-purpose digital I/O with port interrupt
P1.3/TA0.2	20	20	1/0	TA0 CCR2 capture: CCI2A input, compare: Out2 output
P1.4/TA0.3	21	21	I/O	General-purpose digital I/O with port interrupt
11.4/1/40.5	21	21	1/0	TA0 CCR3 capture: CCl3A input compare: Out3 output
P1.5/TA0.4	22	22	I/O	General-purpose digital I/O with port interrupt
1 1.0, 17.0.1			., 0	TA0 CCR4 capture: CCl4A input, compare: Out4 output
P1.6/SMCLK	23	23	I/O	General-purpose digital I/O with port interrupt
				SMCLK output
P1.7	24	24	I/O	General-purpose digital I/O with port interrupt
D0 0 TA 4 OL 14/14 OL 14	0.5	0.5		General-purpose digital I/O with port interrupt
P2.0/TA1CLK/MCLK	25	25	I/O	TA1 clock signal TA1CLK input
				MCLK output
P2.1/TA1.0	26	26	I/O	General-purpose digital I/O with port interrupt
				TA1 CCR0 capture: CCI0A input, compare: Out0 output
P2.2/TA1.1	27	27	I/O	General-purpose digital I/O with port interrupt TA1 CCR1 capture: CCI1A input, compare: Out1 output
				General-purpose digital I/O with port interrupt
P2.3/TA1.2	28	28	I/O	TA1 CCR2 capture: CCI2A input, compare: Out2 output
				General-purpose digital I/O with port interrupt
P2.4/RTCCLK	29	29	I/O	RTCCLK output
P2.5	30	32	I/O	General-purpose digital I/O with port interrupt
1 2.0	00	02	1,0	General-purpose digital I/O with port interrupt
P2.6/ACLK	31	33	I/O	ACLK output (divided by 1, 2, 4, 8, 16, or 32)
				General-purpose digital I/O with port interrupt
P2.7/ADC12CLK/DMAE0	32	34	I/O	Conversion clock output for ADC
				DMA external trigger input
				General-purpose digital I/O
	33	35	I/O	Slave transmit enable – USCI_B0 SPI mode
P3.0/UCB0STE/UCA0CLK				Clock signal input – USCI_A0 SPI slave mode
				Clock signal output – USCI_A0 SPI master mode
				General-purpose digital I/O
P3.1/UCB0SIMO/UCB0SDA	34	36	I/O	Slave in, master out – USCI_B0 SPI mode
				I ² C data – USCI_B0 I ² C mode
				General-purpose digital I/O
P3.2/UCB0SOMI/UCB0SCL	35	37	I/O	Slave out, master in – USCI_B0 SPI mode
				I ² C clock – USCI_B0 I ² C mode
				General-purpose digital I/O
P3.3/UCB0CLK/UCA0STE	36	38	I/O	Clock signal input – USCI_B0 SPI slave mode
. 5.5, 555521, 556, 10572			., 0	Clock signal output – USCI_B0 SPI master mode
				Slave transmit enable – USCI_A0 SPI mode
DVSS3	37	30		Digital ground supply
DVCC3	38	31		Digital power supply
				General-purpose digital I/O
P3.4/UCA0TXD/UCA0SIMO	39	39	I/O	Transmit data – USCI_A0 UART mode
				Slave in, master out – USCI_A0 SPI mode



TERMINAL					
NAME	NO.		I/O ⁽¹⁾	DESCRIPTION	
NAME	PZ	PN			
				General-purpose digital I/O	
P3.5/UCA0RXD/UCA0SOMI	40	40	I/O	Receive data – USCI_A0 UART mode	
				Slave out, master in – USCI_A0 SPI mode	
				General-purpose digital I/O	
D0 0 // 10D 10TE // 10 1 10 1 /				Slave transmit enable – USCI_B1 SPI mode	
P3.6/UCB1STE/UCA1CLK	41	41	I/O	Clock signal input – USCI_A1 SPI slave mode	
				Clock signal output – USCI_A1 SPI master mode	
				General-purpose digital I/O	
P3.7/UCB1SIMO/UCB1SDA	42	42	I/O	Slave in, master out – USCI_B1 SPI mode	
				I ² C data – USCI_B1 I ² C mode	
				General-purpose digital I/O	
P4.0/TB0.0	43	43	I/O	TB0 capture CCR0: CCI0A/CCI0B input, compare: Out0 output	
				General-purpose digital I/O	
P4.1/TB0.1	44	44	I/O	TB0 capture CCR1: CCI1A/CCI1B input, compare: Out1 output	
				General-purpose digital I/O	
P4.2/TB0.2	45	45	I/O	TB0 capture CCR2: CCI2A/CCI2B input, compare: Out2 output	
				General-purpose digital I/O	
P4.3/TB0.3	46	46	I/O	TB0 capture CCR3: CCI3A/CCI3B input, compare: Out3 output	
				General-purpose digital I/O	
P4.4/TB0.4	47	47	I/O	TB0 capture CCR4: CCI4A/CCI4B input, compare: Out4 output	
				General-purpose digital I/O	
P4.5/TB0.5	48	48	I/O	TB0 capture CCR5: CCI5A/CCI5B input, compare: Out5 output	
				General-purpose digital I/O	
P4.6/TB0.6	49	52	I/O	TB0 capture CCR6: CCI6A/CCI6B input, compare: Out6 output	
				General-purpose digital I/O	
P4.7/TB0CLK/SMCLK	50	53	I/O	TB0 clock input	
				SMCLK output	
				General-purpose digital I/O	
P5.4/UCB1SOMI/UCB1SCL	51	54	I/O	Slave out, master in – USCI_B1 SPI mode	
				I ² C clock – USCI_B1 I ² C mode	
				General-purpose digital I/O	
DE 5/1/00/40/1/4/04/40TE	50			Clock signal input – USCI_B1 SPI slave mode	
P5.5/UCB1CLK/UCA1STE	52	55	I/O	Clock signal output – USCI_B1 SPI master mode	
				Slave transmit enable – USCI_A1 SPI mode	
				General-purpose digital I/O	
P5.6/UCA1TXD/UCA1SIMO	53	56	I/O	Transmit data – USCI_A1 UART mode	
				Slave in, master out – USCI_A1 SPI mode	
				General-purpose digital I/O	
P5.7/UCA1RXD/UCA1SOMI	54	57	I/O	Receive data – USCI_A1 UART mode	
				Slave out, master in – USCI_A1 SPI mode	
				General-purpose digital I/O	
P7.2/TB0OUTH/SVMOUT	55	58	I/O	Switch all PWM outputs high impedance – Timer TB0	
				SVM output	
P7.3/TA1.2	56	59	I/O	General-purpose digital I/O	
17.3/17(1.2	50	28	1/0	TA1 CCR2 capture: CCl2B input, compare: Out2 output	



TEDMINAL				Signal Descriptions (continued)			
TERMINAL	N	0.	I/O ⁽¹⁾	DESCRIPTION			
NAME	NAME PZ PN			DESCRIPTION			
D0 0/T40 0	F-7	00	1/0	General-purpose digital I/O			
P8.0/TA0.0	57	60	I/O	TA0 CCR0 capture: CCI0B input, compare: Out0 output			
P8.1/TA0.1	58	61	I/O	General-purpose digital I/O			
0.171710.1	00	01	1,0	TA0 CCR1 capture: CCI1B input, compare: Out1 output			
P8.2/TA0.2	59	62	I/O	General-purpose digital I/O			
				TA0 CCR2 capture: CCl2B input, compare: Out2 output			
P8.3/TA0.3	60	63	I/O	General-purpose digital I/O			
				TA0 CCR3 capture: CCl3B input, compare: Out3 output General-purpose digital I/O			
P8.4/TA0.4	61	64	I/O	TA0 CCR4 capture: CCI4B input, compare: Out4 output			
VCORE ⁽²⁾	62	49		Regulated core power supply output (internal use only, no external current loading)			
DVSS2	63	50		Digital ground supply			
DVCC2	64	51		Digital power supply			
P8.5/TA1.0	65	65	I/O	General-purpose digital I/O			
P0.5/TAT.U	00	65	1/0	TA1 CCR0 capture: CCI0B input, compare: Out0 output			
P8.6/TA1.1	66	66	I/O	General-purpose digital I/O			
1 0.0/17(1.1	00			TA1 CCR1 capture: CCl1B input, compare: Out1 output			
P8.7	67	N/A	I/O	General-purpose digital I/O			
				General-purpose digital I/O			
P9.0/UCB2STE/UCA2CLK	68	N/A	I/O	Slave transmit enable – USCI_B2 SPI mode			
				Clock signal input – USCI_A2 SPI slave mode Clock signal output – USCI_A2 SPI master mode			
				General-purpose digital I/O			
P9.1/UCB2SIMO/UCB2SDA	69	N/A	I/O	Slave in, master out – USCI_B2 SPI mode			
			., 0	I ² C data – USCI_B2 I ² C mode			
				General-purpose digital I/O			
P9.2/UCB2SOMI/UCB2SCL	70	N/A	I/O	Slave out, master in – USCI_B2 SPI mode			
				I ² C clock – USCI_B2 I ² C mode			
				General-purpose digital I/O			
P9.3/UCB2CLK/UCA2STE	71	N/A	I/O	Clock signal input – USCI_B2 SPI slave mode			
			., 0	Clock signal output – USCI_B2 SPI master mode			
				Slave transmit enable – USCI_A2 SPI mode			
DO 4/1/10 A 07 V D // 10 A 00 I A 0	70	N1/A	1/0	General-purpose digital I/O			
P9.4/UCA2TXD/UCA2SIMO	72	N/A	I/O	Transmit data – USCI_A2 UART mode Slave in, master out – USCI_A2 SPI mode			
				General-purpose digital I/O			
P9.5/UCA2RXD/UCA2SOMI	73	N/A	I/O	Receive data – USCI_A2 UART mode			
. 5.5, 66 6.2, 66		,, .	., 0	Slave out, master in – USCI_A2 SPI mode			
P9.6	74	N/A	I/O	General-purpose digital I/O			
P9.7	75	N/A	I/O	General-purpose digital I/O			
				General-purpose digital I/O			
P10.0/UCB3STE/UCA3CLK	76	N/A	I/O	Slave transmit enable – USCI_B3 SPI mode			
1 10.0/00D001L/00A00LK	, 0	IN/A	1/0	Clock signal input – USCI_A3 SPI slave mode			
				Clock signal output – USCI_A3 SPI master mode			

⁽²⁾ VCORE is for internal use only. No external current loading is possible. VCORE should only be connected to the recommended capacitor value, C_{VCORE}.



TERMINAL			. , ,		
	N	O.	I/O ⁽¹⁾	DESCRIPTION	
NAME	PZ	PN	1		
				General-purpose digital I/O	
P10.1/UCB3SIMO/UCB3SDA	77	N/A	I/O	Slave in, master out – USCI_B3 SPI mode	
				I ² C data – USCI_B3 I ² C mode	
				General-purpose digital I/O	
P10.2/UCB3SOMI/UCB3SCL	78	N/A	I/O	Slave out, master in – USCI_B3 SPI mode	
				I ² C clock – USCI_B3 I ² C mode	
				General-purpose digital I/O	
				Clock signal input – USCI_B3 SPI slave mode	
P10.3/UCB3CLK/UCA3STE	79	N/A	I/O	Clock signal output – USCI_B3 SPI master mode	
				Slave transmit enable – USCI_A3 SPI mode	
				General-purpose digital I/O	
P10.4/UCA3TXD/UCA3SIMO	80	N/A	I/O	Transmit data – USCI_A3 UART mode	
				Slave in, master out – USCI_A3 SPI mode	
				General-purpose digital I/O	
P10.5/UCA3RXD/UCA3SOMI	81	N/A	I/O	Receive data – USCI A3 UART mode	
				Slave out, master in – USCI_A3 SPI mode	
P10.6	82	N/A	I/O	General-purpose digital I/O	
P10.7	83	N/A	I/O	General-purpose digital I/O	
				General-purpose digital I/O	
11.0/ACLK 84	84	N/A	I/O	ACLK output (divided by 1, 2, 4, 8, 16, or 32)	
				General-purpose digital I/O	
P11.1/MCLK 85	85	N/A	I/O	MCLK output	
				General-purpose digital I/O	
P11.2/SMCLK	86	N/A	I/O	SMCLK output	
DVCC4	87	67		Digital power supply	
DVSS4	88	68		Digital ground supply	
				General-purpose digital I/O	
P5.2/XT2IN	89	69	I/O	Input terminal for crystal oscillator XT2	
				General-purpose digital I/O	
P5.3/XT2OUT	90	70	I/O	Output terminal of crystal oscillator XT2	
(3)				Test mode pin – select digital I/O on JTAG pins	
TEST/SBWTCK ⁽³⁾	91	71	I	Spy-Bi-Wire input clock	
D 1 0 TD 0 (4)				General-purpose digital I/O	
PJ.0/TDO ⁽⁴⁾	92	72	I/O	Test data output port	
D. (70.70)				General-purpose digital I/O	
PJ.1/TDI/TCLK ⁽⁴⁾	93	73	I/O	Test data input or test clock input	
D L O/TMO(4)	6.4	7.		General-purpose digital I/O	
PJ.2/TMS ⁽⁴⁾	94	74	I/O	Test mode select	
D 1 2/TOV(4)	25	75	1/0	General-purpose digital I/O	
PJ.3/TCK ⁽⁴⁾	95	75	I/O	Test clock	
				Reset input active low	
RST/NMI/SBWTDIO(3)	96	76	I/O	Nonmaskable interrupt input	
				Spy-Bi-Wire data input/output	

⁽³⁾ See Section 6.5 and Section 6.6 for use with BSL and JTAG functions

⁽⁴⁾ See Section 6.6 for use with JTAG function.



TERMINAL				
NAME		NO.		DESCRIPTION
NAME	PZ	PN		
P6.0/A0	07	97 77	I/O	General-purpose digital I/O
F6:0/A0	97		1/0	Analog input A0 for ADC
P6.1/A1	98	3 78	I/O	General-purpose digital I/O
F6.1/A1	96			Analog input A1 for ADC
P6.2/A2	99	79	I/O	General-purpose digital I/O
P6.2/A2	99			Analog input A2 for ADC
D6 2/A2	100	100 80	I/O	General-purpose digital I/O
P6.3/A3	100			Analog input A3 for ADC
Reserved	N/A	N/A		



5 Specifications

All graphs in this section are for typical conditions, unless otherwise noted.

Typical (TYP) values are specified at $V_{CC} = 3.3 \text{ V}$ and $T_A = 25^{\circ}\text{C}$, unless otherwise noted.

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

	MIN	MAX	UNIT
Voltage V _{CC} applied at supply pins DVCC or AVCC to supply pins DVSS or AVSS	-0.3	4.1	V
Voltage applied to any pin (excluding VCORE) ⁽²⁾	-0.3	$V_{CC} + 0.3$	V
Diode current at any device pin		±2	mA
Maximum operating junction temperature, T _J		95	°C
Storage temperature, T _{stg} ⁽³⁾	-55	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2) All voltages referenced to V_{SS}. VCORE is for internal device use only. No external dc loading or voltage should be applied.

5.2 ESD Ratings

			VALUE	UNIT
.,	V _(ESD) Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±1000	V
V(ESD)		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±250	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as ±1000 V may actually have higher performance.

5.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage during program execution and flash program ($V_{CC} = DV_{CC1} = DV_{CC2} = DV_{CC3} = DV_{CC4} = AV_{CC}$) ⁽¹⁾⁽²⁾	amming	2.2		3.6	V
V _{SS}	Supply voltage ($V_{SS} = DV_{SS1} = DV_{SS2} = DV_{SS3} = DV_{SS4} = DV_{SS$	= DV _{SS} = AV _{SS})		0		V
T _A	Operating free-air temperature	I version	-40		85	°C
T_J	Operating junction temperature	I version	-40		85	°C
C _{VCORE}	Recommended capacitor at VCORE (3)			470		nF
CDVCC/ CVCORE	Capacitor ratio of DVCC to VCORE		10			
f _{SYSTEM}	Processor frequency (maximum MCLK frequency) (4) (5) (see Figure 5-1)	PMMCOREVx = 2, 2.2 V \leq V _{CC} \leq 3.6 V	0		18	MHz

⁽¹⁾ TI recommends powering AV_{CC} and DV_{CC} from the same source. A maximum difference of 0.3 V between AV_{CC} and DV_{CC} can be tolerated during power up and operation.

⁽³⁾ Higher temperature may be applied during board soldering according to the current JEDEC J-STD-020 specification with peak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.

⁽²⁾ JEDEC document JÉP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Pins listed as ±250 V may actually have higher performance.


⁽²⁾ The minimum supply voltage is defined by the supervisor SVS levels when it is enabled. See the Section 5.23 threshold parameters for the exact values and further details.

⁽³⁾ A capacitor tolerance of ±20% or better is required.

⁽⁴⁾ The MSP430 CPU is clocked directly with MCLK. Both the high and low phases of MCLK must not exceed the pulse duration of the specified maximum frequency.

⁽⁵⁾ Modules may have a different maximum input clock specification. See the specification of the respective module in this data sheet.





The numbers within the fields denote the supported PMMCOREVx settings.

Figure 5-1. Frequency vs Supply Voltage



5.4 Active Mode Supply Current Into V_{CC} Excluding External Current

over recommended operating free-air temperature (unless otherwise noted)(1) (2) (3)

					FF	REQUEN	CY (f _{DCC}	= f _{MCLK}	= f _{SMCL}	к)		
PARAMETER	EXECUTION MEMORY	V _{CC}	PMMCOREVx	1 M	Hz	4 M	Hz	8 M	Hz	16 M	lHz	UNIT
	MEMORI			TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	
I _{AM, Flash}	Flash	3.0 V	2	0.37	0.45	1.27	1.47	2.50	2.84	5.00	5.56	mA
I _{AM, RAM}	RAM	3.0 V	2	0.20	0.29	0.60	0.72	1.12	1.27	2.20	2.60	mA

⁽¹⁾ All inputs are tied to 0 V or to V_{CC} . Outputs do not source or sink any current.

5.5 Low-Power Mode Supply Currents (Into V_{CC}) Excluding External Current

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1) (2)

	DADAMETED	V	DMMCODEV.	-40	°C	25°	С	55°	С	85°	С	LINUT
	PARAMETER	V _{CC}	PMMCOREVx	TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	UNIT
I _{LPM0,1MHz}	Low-power mode 0 ⁽³⁾	3.0 V	2	86	98	86	98	86	98	86	98	μΑ
I _{LPM2}	Low-power mode 2 ⁽⁵⁾	3.0 V	2	8.0	15.6	8.0	15.6	8.0	15.6	8.0	15.6	μΑ
I _{LPM3,XT1LF}	Low-power mode 3, crystal mode (6) (4)	3.0 V	2	2.3		2.6	3.37	4.5		7.9	15.6	μΑ
I _{LPM3,VLO}	Low-power mode 3, VLO mode ⁽⁷⁾ (4)	3.0 V	2	1.39		1.80	2.30	2.95		6.9	14.6	μΑ
I _{LPM4}	Low-power mode 4 ⁽⁸⁾	3.0 V	2	1.26		1.69	2.2	3.6		6.8	14.5	μΑ

⁽¹⁾ All inputs are tied to 0 V or to V_{CC} . Outputs do not source or sink any current.

5.6 Thermal Resistance Characteristics

				VALUE	UNIT
		Low K board (IESDE1 2)	LQFP (PZ)	50.1	
0	JA Junction-to-ambient thermal resistance, still air	Low-K board (JESD51-3)	LQFP (PN)	57.9	0000
θ_{JA}	Junction-to-ambient thermal resistance, still air	Link I/ hound / IECDE4 7)	LQFP (PZ)	40.8	°C/W
		High-K board (JESD51-7)	LQFP (PN)	37.9	
0	lunction to cope thermal registance		LQFP (PZ)	8.9	°C/W
θ_{JC}	Junction-to-case thermal resistance		LQFP (PN)	10.3	*C/VV

⁽²⁾ The currents are characterized with a Micro Crystal MS1V-T1K crystal with a load capacitance of 12.5 pF. The internal and external load capacitance are chosen to closely match the required 12.5 pF.

⁽³⁾ Characterized with program executing worst case JMP \$. f_{ACLK} = 32786 Hz, f_{DCO} = f_{MCLK} = f_{SMCLK} at specified frequency. XTS = CPUOFF = SCG0 = SCG1 = OSCOFF = SMCLKOFF = 0.

⁽²⁾ The currents are characterized with a Micro Crystal MS1V-T1K crystal with a load capacitance of 12.5 pF. The internal and external load capacitance are chosen to closely match the required 12.5 pF.

⁽³⁾ Current for watchdog timer clocked by SMCLK included. ACLK = low frequency crystal operation (XTS = 0, XT1DRIVEx = 0). CPUOFF = 1, SCG0 = 0, SCG1 = 0, OSCOFF = 0 (LPM0), f_{ACLK} = 32768 Hz, f_{MCLK} = 0 MHz, f_{SMCLK} = f_{DCO} = 1 MHz

⁽⁴⁾ Current for brownout included. High and low-side supervisor and monitors disabled (SVS_H, SVM_H, SVS_L, SVM_L). RAM retention enabled.

⁽⁵⁾ Current for watchdog timer and RTC clocked by ACLK included. ACLK = low frequency crystal operation (XTS = 0, XT1DRIVEx = 0). CPUOFF = 1, SCG0 = 0, SCG1 = 1, OSCOFF = 0 (LPM2), f_{ACLK} = 32768 Hz, f_{MCLK} = 0 MHz, f_{SMCLK} = f_{DCO} = 0 MHz, DCO setting = 1 MHz operation, DCO bias generator enabled.

⁽⁶⁾ Current for watchdog timer and RTC clocked by ACLK included. ACLK = low frequency crystal operation (XTS = 0, XT1DRIVEx = 0). CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 0 (LPM3), f_{ACLK} = 32768 Hz, f_{MCLK} = f_{SMCLK} = f_{DCO} = 0 MHz

⁽⁷⁾ Current for watchdog timer and RTC clocked by ACLK included. For this condition, the VLO must be selected as the source for ACLK, MCLK, and SMCLK otherwise additional current will be drawn due to the REFO oscillator. ACLK = MCLK = SMCLK = VLO. CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 0 (LPM3), f_{ACLK} = f_{VLO}, f_{MCLK} = f_{VLO} = 0 MHz

⁽⁸⁾ CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 1 (LPM4), $f_{DCO} = f_{ACLK} = f_{MCLK} = f_{SMCLK} = 0$ MHz



5.7 Schmitt-Trigger Inputs – General-Purpose I/O(1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
V	Docitive going input threshold voltage		1.8 V	0.80		1.40	\
V _{IT+}	Positive-going input threshold voltage		3 V	1.50		2.10	V
V	Negative going input throughold voltage		1.8 V	0.45		1.00	\
V_{IT-}	Negative-going input threshold voltage		3 V	0.75		1.65	V
V	land to the male of the section of t		1.8 V	0.3		8.0	\
V_{hys}	Input voltage hysteresis (V _{IT+} – V _{IT-})		3 V	0.4		1.0	V
R _{Pull}	Pullup or pulldown resistor ⁽²⁾	For pullup: V _{IN} = V _{SS} For pulldown: V _{IN} = V _{CC}		20	35	50	kΩ
CI	Input capacitance	$V_{IN} = V_{SS}$ or V_{CC}			5		рF

⁽¹⁾ Same parametrics apply to clock input pin when crystal bypass mode is used on XT1 (XIN) or XT2 (XT2IN).

5.8 Inputs – Ports P1 and P2⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	MAX	UNIT
t _{(int}	External interrupt timing ⁽²⁾	Port P1, P2: P1.x to P2.x, External trigger pulse duration to set interrupt flag	2.2 V, 3 V	20		ns

⁽¹⁾ Some devices may contain additional ports with interrupts. See the block diagram and terminal function descriptions.

5.9 Leakage Current - General-Purpose I/O

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN MAX	UNIT
I _{lkg(Px.x)}	High-impedance leakage current	See (1) (2)	1.8 V, 3 V	±50	nA

The leakage current is measured with V_{SS} or V_{CC} applied to the corresponding pins, unless otherwise noted.

⁽²⁾ Also applies to RST pin when pullup or pulldown resistor is enabled.

⁽²⁾ An external signal sets the interrupt flag every time the minimum interrupt pulse duration t_(int) is met. It may be set by trigger signals shorter than t_(int).

⁽²⁾ The leakage of the digital port pins is measured individually. The port pin is selected for input and the pullup or pulldown resistor is disabled.



5.10 Outputs – General-Purpose I/O (Full Drive Strength)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5-6, Figure 5-7, Figure 5-8, and Figure 5-9)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	MAX	UNIT
	$I_{\text{(OHmax)}} = -10 \text{ mA}^{(2)}$	$I_{(OHmax)} = -3 \text{ mA}^{(1)}$	1.8 V	V _{CC} - 0.25	V_{CC}]
\/		1.6 V	V _{CC} - 0.60	V_{CC}	V	
V _{OH}	nign-ievei output voitage	$I_{(OHmax)} = -5 \text{ mA}^{(1)}$	2.1/	V _{CC} - 0.25	V^{CC}	V
		$I_{(OHmax)} = -15 \text{ mA}^{(2)}$	3 V	V _{CC} - 0.60	V_{CC}	
		$I_{(OLmax)} = 3 \text{ mA}^{(1)}$	1.8 V	V _{SS}	$V_{SS} + 0.25$	
.,		I _(OLmax) = 10 mA ⁽²⁾	1.6 V	V _{SS}	V _{SS} + 0.60	- V I
V_{OL}	$I_{\text{OLmax}} = 5 \text{ mA}^{(1)}$ $I_{\text{OLmax}} = 15 \text{ mA}^{(2)}$		3 V	V _{SS}	V _{SS} + 0.25	
			υV	V _{SS}	V _{SS} + 0.60	

The maximum total current, I_(OHmax) and I_(OLmax), for all outputs combined should not exceed ±48 mA to hold the maximum voltage drop specified.

5.11 Outputs - General-Purpose I/O (Reduced Drive Strength)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽¹⁾ (see Figure 5-2, Figure 5-3, Figure 5-4, and Figure 5-5)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	MAX	UNIT
	Va High-level output voltage	$I_{(OHmax)} = -1 \text{ mA}^{(2)}$	1.8 V	V _{CC} - 0.25	V_{CC}	
W		$I_{(OHmax)} = -3 \text{ mA}^{(3)}$	1.0 V	V _{CC} - 0.60	V_{CC}	V
VOH	nign-ievei output voitage	$I_{(OHmax)} = -2 \text{ mA}^{(2)}$	3.0 V	V _{CC} - 0.25	V_{CC}	V
		$I_{(OHmax)} = -6 \text{ mA}^{(3)}$	3.0 V	V _{CC} - 0.60	V_{CC}	
		I _(OLmax) = 1 mA ⁽²⁾	4.0.\/	V _{SS}	V _{SS} + 0.25	
V	Laurianal antont nations	I _(OLmax) = 3 mA ⁽³⁾	1.8 V	V _{SS}	V _{SS} + 0.60	V
V _{OL}		$I_{(OLmax)} = 2 \text{ mA}^{(2)}$	201/	V _{SS}	V _{SS} + 0.25	V
		$I_{(OLmax)} = 6 \text{ mA}^{(3)}$	3.0 V	V _{SS}	V _{SS} + 0.60	

Selecting reduced drive strength may reduce EMI.

5.12 Output Frequency – General-Purpose I/O

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MAX	UNIT
f _{Px.y}	Port output frequency (with load)	P1.6/SMCLK (1) (2)	V _{CC} = 3 V PMMCOREVx = 2		25	MHz
f _{Port_CLK}	Clock output frequency	$\begin{array}{l} P1.0/TA0CLK/ACLK,\\ P1.6/SMCLK,\\ P2.0/TA1CLK/MCLK,\\ C_L=20~pF^{(2)} \end{array}$	V _{CC} = 3 V PMMCOREVx = 2		25	MHz

A resistive divider with 2 x R1 between V_{CC} and V_{SS} is used as load. The output is connected to the center tap of the divider. For full drive strength, R1 = 550 Ω. For reduced drive strength, R1 = 1.6 kΩ. C_L = 20 pF is connected to the output to V_{SS}.

(2) The output voltage reaches at least 10% and 90% V_{CC} at the specified toggle frequency.


⁽²⁾ The maximum total current, I_(OHmax) and I_(OLmax), for all outputs combined should not exceed ±100 mA to hold the maximum voltage drop specified.

⁽²⁾ The maximum total current, I_(OHmax) and I_(OLmax), for all outputs combined, should not exceed ±48 mA to hold the maximum voltage drop specified.

⁽³⁾ The maximum total current, I_(OHmax) and I_(OLmax), for all outputs combined, should not exceed ±100 mA to hold the maximum voltage drop specified.




5.13 Typical Characteristics – Outputs, Reduced Drive Strength (PxDS.y = 0)





5.14 Typical Characteristics – Outputs, Full Drive Strength (PxDS.y = 1)





5.15 Crystal Oscillator, XT1, Low-Frequency Mode⁽¹⁾

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
		f_{OSC} = 32768 Hz, XTS = 0, XT1BYPASS = 0, XT1DRIVEx = 1, T_A = 25°C			0.075		
$\Delta I_{DVCC.LF}$	Differential XT1 oscillator crystal current consumption from lowest drive setting, LF mode	$\begin{aligned} &f_{OSC}=32768~Hz,~XTS=0,\\ &XT1BYPASS=0,~XT1DRIVEx=2,\\ &T_A=25^{\circ}C \end{aligned}$	3.0 V		0.170		μΑ
		$\begin{aligned} &f_{OSC} = 32768 \text{ Hz, } XTS = 0,\\ &XT1BYPASS = 0, XT1DRIVEx = 3,\\ &T_A = 25^{\circ}C \end{aligned}$			0.290		
f _{XT1,LF0}	XT1 oscillator crystal frequency, LF mode	XTS = 0, XT1BYPASS = 0			32768		Hz
f _{XT1,LF,SW}	XT1 oscillator logic-level square- wave input frequency, LF mode	XTS = 0, XT1BYPASS = 1 ⁽²⁾ (3)		10	32.768	50	kHz
OA _{LF}	Oscillation allowance for	$ \begin{aligned} &XTS = 0, \\ &XT1BYPASS = 0, XT1DRIVEx = 0, \\ &f_{XT1,LF} = 32768 \; Hz, \; C_{L,eff} = 6 \; pF \end{aligned} $			210		kΩ
OALF	LF crystals ⁽⁴⁾	$\begin{split} XTS &= 0, \\ XT1BYPASS &= 0, XT1DRIVEx = 1, \\ f_{XT1,LF} &= 32768 \text{ Hz}, C_{L,eff} = 12 \text{ pF} \end{split}$			300		K22
		$XTS = 0$, $XCAPx = 0^{(6)}$			1		
C	Integrated effective load	XTS = 0, $XCAPx = 1$			5.5		pF
$C_{L,eff}$	capacitance, LF mode ⁽⁵⁾	XTS = 0, $XCAPx = 2$			8.5		ρi
		XTS = 0, $XCAPx = 3$			12.0		
	Duty cycle, LF mode	$XTS = 0$, Measured at ACLK, $f_{XT1,LF} = 32768 \text{ Hz}$		30%		70%	
f _{Fault,LF}	Oscillator fault frequency, LF mode ⁽⁷⁾	XTS = 0 ⁽⁸⁾		10		10000	Hz
t	Start-up time, LF mode	$\begin{split} f_{OSC} &= 32768 \text{ Hz, XTS} = 0, \\ \text{XT1BYPASS} &= 0, \text{XT1DRIVEx} = 0, \\ T_{A} &= 25^{\circ}\text{C, C}_{L,\text{eff}} = 6 \text{ pF} \end{split}$	3.0 V		1000		me
t _{START,LF}	otar-up time, Er mode	$\begin{split} f_{OSC} &= 32768 \text{ Hz, } XTS = 0, \\ XT1BYPASS &= 0, XT1DRIVEx = 3, \\ T_A &= 25^{\circ}C, C_{L,eff} = 12 \text{ pF} \end{split}$	3.0 V		500		ms

- (1) To improve EMI on the XT1 oscillator, the following guidelines should be observed.
 - Keep the trace between the device and the crystal as short as possible.
 - Design a good ground plane around the oscillator pins.
 - Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
 - Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
 - Use assembly materials and processes that avoid any parasitic load on the oscillator XIN and XOUT pins.
 - If conformal coating is used, make sure that it does not induce capacitive or resistive leakage between the oscillator pins.
- (2) When XT1BYPASS is set, XT1 circuits are automatically powered down. Input signal is a digital square wave with parametrics defined in the Schmitt-Trigger Inputs section of this data sheet.
- (3) Maximum frequency of operation of the entire device cannot be exceeded.
- (4) Oscillation allowance is based on a safety factor of 5 for recommended crystals. The oscillation allowance is a function of the XT1DRIVEx settings and the effective load. In general, comparable oscillator allowance can be achieved based on the following guidelines, but should be evaluated based on the actual crystal selected for the application:

 - For XT1DRIVEx = 0, $C_{L,eff} \le 6$ pF. For XT1DRIVEx = 1, 6 pF $\le C_{L,eff} \le 9$ pF.
 - For XT1DRIVEx = 2, 6 pF \leq C_{L,eff} \leq 10 pF. For XT1DRIVEx = 3, C_{L,eff} \geq 6 pF.
- (5) Includes parasitic bond and package capacitance (approximately 2 pF per pin). Because the PCB adds additional capacitance, verify the correct load by measuring the ACLK frequency. For a correct setup, the effective load capacitance should always match the specification of the used crystal.
- Requires external capacitors at both terminals. Values are specified by crystal manufacturers.
- Frequencies below the MIN specification set the fault flag. Frequencies above the MAX specification do not set the fault flag. Frequencies that are between MIN and MAX might set the flag.
- Measured with logic-level input frequency but also applies to operation with crystals.



5.16 Crystal Oscillator, XT1, High-Frequency Mode⁽¹⁾

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
		$ \begin{aligned} &f_{OSC} = 4 \text{ MHz}, \\ &XTS = 1, XOSCOFF = 0, \\ &XT1BYPASS = 0, XT1DRIVEx = 0, \\ &T_A = 25^{\circ}C \end{aligned} $			200		
	XT1 oscillator crystal current HF	$ \begin{aligned} &f_{OSC} = 12 \text{ MHz,} \\ &\text{XTS} = 1, \text{ XOSCOFF} = 0, \\ &\text{XT1BYPASS} = 0, \text{ XT1DRIVEx} = 1, \\ &T_A = 25^{\circ}\text{C} \end{aligned} $	201/		260		
I _{DVCC.HF}	mode		325		μА		
		$ \begin{aligned} &f_{OSC} = 32 \text{ MHz,} \\ &\text{XTS} = 1, \text{ XOSCOFF} = 0, \\ &\text{XT1BYPASS} = 0, \text{ XT1DRIVEx} = 3, \\ &T_A = 25^{\circ}\text{C} \end{aligned} $			450		
f _{XT1,HF0}	XT1 oscillator crystal frequency, HF mode 0	XTS = 1, XT1BYPASS = 0, $XT1DRIVEx = 0$ ⁽²⁾		4		8	MHz
f _{XT1,HF1}	XT1 oscillator crystal frequency, HF mode 1	XTS = 1, XT1BYPASS = 0, XT1DRIVEx = 1 ⁽²⁾		8		16	MHz
f _{XT1,HF2}	XT1 oscillator crystal frequency, HF mode 2	$XTS = 1$, $XT1BYPASS = 0$, $XT1DRIVEx = 2^{(2)}$		16		24	MHz
f _{XT1,HF3}	XT1 oscillator crystal frequency, HF mode 3	XTS = 1, XT1BYPASS = 0, XT1DRIVEx = 3 ⁽²⁾		24		32	MHz
f _{XT1,HF,SW}	XT1 oscillator logic-level square- wave input frequency, HF mode, bypass mode	XTS = 1, XT1BYPASS = 1 ⁽³⁾ (2)		1.5		32	MHz
		$\begin{split} &XTS = 1,\\ &XT1BYPASS = 0,XT1DRIVEx = 0,\\ &f_{\mathsf{XT1,HF}} = 6MHz,C_{\mathsf{L,eff}} = 15pF \end{split}$			450		
OA _{HF}	Oscillation allowance for	$\begin{split} &\text{XTS = 1,}\\ &\text{XT1BYPASS = 0, XT1DRIVEx = 1,}\\ &\text{f}_{\text{XT1,HF}} = 12 \text{ MHz, } \text{C}_{\text{L,eff}} = 15 \text{ pF} \end{split}$			320		Ω
OAHE	HF crystals ⁽⁴⁾	$\begin{split} &\text{XTS} = 1, \\ &\text{XT1BYPASS} = 0, \text{XT1DRIVEx} = 2, \\ &\text{f}_{\text{XT1,HF}} = 20 \text{ MHz}, \text{ C}_{\text{L,eff}} = 15 \text{ pF} \end{split}$			200		22
		$\begin{split} &\text{XTS} = 1, \\ &\text{XT1BYPASS} = 0, \text{XT1DRIVEx} = 3, \\ &\text{f}_{\text{XT1,HF}} = 32 \text{ MHz}, \text{C}_{\text{L,eff}} = 15 \text{ pF} \end{split}$			200		
t	Start-up time. HE mode	$\begin{split} f_{OSC} &= 6 \text{ MHz, XTS} = 1, \\ \text{XT1BYPASS} &= 0, \text{ XT1DRIVEx} = 0, \\ T_{A} &= 25^{\circ}\text{C, C}_{L,\text{eff}} = 15 \text{ pF} \end{split}$	- 3.0 V		0.5		me
t _{START,HF}	Start-up time, HF mode	$\begin{split} f_{OSC} &= 20 \text{ MHz, XTS} = 1, \\ \text{XT1BYPASS} &= 0, \text{XT1DRIVEx} = 2, \\ T_{A} &= 25^{\circ}\text{C, C}_{L,eff} = 15 \text{ pF} \end{split}$	3.0 V		0.3		ms

- (1) To improve EMI on the XT1 oscillator the following guidelines should be observed.
 - Keep the traces between the device and the crystal as short as possible.
 - Design a good ground plane around the oscillator pins.
 - Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
 - Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
 - Use assembly materials and processes that avoid any parasitic load on the oscillator XIN and XOUT pins.
 - If conformal coating is used, make sure that it does not induce capacitive or resistive leakage between the oscillator pins.
- (2) This represents the maximum frequency that can be input to the device externally. Maximum frequency achievable on the device operation is based on the frequencies present on ACLK, MCLK, and SMCLK cannot be exceed for a given range of operation.
- (3) When XT1BYPASS is set, XT1 circuits are automatically powered down. Input signal is a digital square wave with parametrics defined in the Schmitt-Trigger Inputs section of this data sheet.
- (4) Oscillation allowance is based on a safety factor of 5 for recommended crystals.



Crystal Oscillator, XT1, High-Frequency Mode⁽¹⁾ (continued)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
$C_{L,eff}$	Integrated effective load capacitance, HF mode (5) (6)	XTS = 1			1		pF
	Duty cycle, HF mode	XTS = 1, Measured at ACLK, f _{XT1,HF2} = 20 MHz		40%	50%	60%	
f _{Fault,HF}	Oscillator fault frequency, HF mode ⁽⁷⁾	XTS = 1 ⁽⁸⁾		30		300	kHz

Includes parasitic bond and package capacitance (approximately 2 pF per pin). Because the PCB adds additional capacitance, verify the correct load by measuring the ACLK frequency. For a correct setup, the effective load capacitance should always match the specification of the used crystal.

Requires external capacitors at both terminals. Values are specified by crystal manufacturers.

- Frequencies below the MIN specification set the fault flag. Frequencies above the MAX specification do not set the fault flag. Frequencies that are between MIN and MAX might set the flag.
- (8) Measured with logic-level input frequency but also applies to operation with crystals.

5.17 Crystal Oscillator, XT2

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
		$f_{OSC} = 4$ MHz, XT2OFF = 0, XT2BYPASS = 0, XT2DRIVEx = 0, $T_A = 25$ °C			200		
I _{DVCC.XT2}	XT2 oscillator crystal current	$\begin{aligned} &f_{OSC} = 12 \text{ MHz, } XT2OFF = 0, \\ &XT2BYPASS = 0, XT2DRIVEx = 1, \\ &T_A = 25^{\circ}C \end{aligned}$	3.0 V	260			
	consumption	$ \begin{aligned} &f_{OSC} = 20 \text{ MHz, } \text{XT2OFF} = 0, \\ &\text{XT2BYPASS} = 0, \text{XT2DRIVEx} = 2, \\ &T_{A} = 25^{\circ}\text{C} \end{aligned} $			325		μА
		$\begin{aligned} &f_{OSC} = 32 \text{ MHz, } XT2OFF = 0, \\ &XT2BYPASS = 0, XT2DRIVEx = 3, \\ &T_A = 25^{\circ}C \end{aligned}$			450		
f _{XT2,HF0}	XT2 oscillator crystal frequency, mode 0	XT2DRIVEx = 0, XT2BYPASS = 0 ⁽³⁾		4		8	MHz
f _{XT2,HF1}	XT2 oscillator crystal frequency, mode 1	XT2DRIVEx = 1, XT2BYPASS = 0 ⁽³⁾		8		16	MHz
f _{XT2,HF2}	XT2 oscillator crystal frequency, mode 2	XT2DRIVEx = 2, XT2BYPASS = 0 ⁽³⁾		16		24	MHz
f _{XT2,HF3}	XT2 oscillator crystal frequency, mode 3	XT2DRIVEx = 3, XT2BYPASS = 0 ⁽³⁾		24		32	MHz
f _{XT2,HF,SW}	XT2 oscillator logic-level square- wave input frequency, bypass mode	XT2BYPASS = 1 (4) (3)		1.5		32	MHz

- (1) Requires external capacitors at both terminals. Values are specified by crystal manufacturers.
- To improve EMI on the XT2 oscillator the following guidelines should be observed.
 - Keep the traces between the device and the crystal as short as possible.
 - Design a good ground plane around the oscillator pins.
 - Prevent crosstalk from other clock or data lines into oscillator pins XT2IN and XT2OUT.
 - Avoid running PCB traces underneath or adjacent to the XT2IN and XT2OUT pins.
 - Use assembly materials and processes that avoid any parasitic load on the oscillator XT2IN and XT2OUT pins.
 - If conformal coating is used, make sure that it does not induce capacitive or resistive leakage between the oscillator pins.
- This represents the maximum frequency that can be input to the device externally. Maximum frequency achievable on the device operation is based on the frequencies present on ACLK, MCLK, and SMCLK cannot be exceed for a given range of operation.
- When XT2BYPASS is set, the XT2 circuit is automatically powered down. Input signal is a digital square wave with parametrics defined in the Schmitt-Trigger Inputs section of this datasheet.



Crystal Oscillator, XT2 (continued)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1) (2)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
		$\begin{aligned} &XT2DRIVEx = 0, XT2BYPASS = 0, \\ &f_{XT2,HF0} = 6MHz, C_{L,eff} = 15pF \end{aligned}$			450		
04	Oscillation allowance for	$XT2DRIVEx = 1$, $XT2BYPASS = 0$, $f_{XT2,HF1} = 12$ MHz, $C_{L,eff} = 15$ pF			320		Ω
OA _{HF}	HF crystals ⁽⁵⁾	$XT2DRIVEx = 2$, $XT2BYPASS = 0$, $f_{XT2,HF2} = 20$ MHz, $C_{L,eff} = 15$ pF			200		12
		$XT2DRIVEx = 3$, $XT2BYPASS = 0$, $f_{XT2,HF3} = 32$ MHz, $C_{L,eff} = 15$ pF			200		
	Start-up time	$ \begin{aligned} &f_{OSC} = 6 \text{ MHz}, \\ &XT2BYPASS = 0, XT2DRIVEx = 0, \\ &T_A = 25^{\circ}C, C_{L,eff} = 15 \text{ pF} \end{aligned} $	3.0 V	0.5			
t _{START,HF}		$\begin{split} f_{OSC} &= 20 \text{ MHz,} \\ \text{XT2BYPASS} &= 0, \text{XT2DRIVEx} = 2, \\ T_{A} &= 25^{\circ}\text{C, C}_{L,\text{eff}} = 15 \text{ pF} \end{split}$	3.0 V				ms
$C_{L,eff}$	Integrated effective load capacitance, HF mode (6) (1)				1		pF
	Duty cycle	Measured at ACLK, f _{XT2,HF2} = 20 MHz		40%	50%	60%	
f _{Fault,HF}	Oscillator fault frequency (7)	XT2BYPASS = 1 ⁽⁸⁾		30		300	kHz

Oscillation allowance is based on a safety factor of 5 for recommended crystals.

5.18 Internal Very-Low-Power Low-Frequency Oscillator (VLO)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f_{VLO}	VLO frequency	Measured at ACLK	1.8 V to 3.6 V	6	9.4	14	kHz
df _{VLO} /d _T	VLO frequency temperature drift	Measured at ACLK ⁽¹⁾	1.8 V to 3.6 V		0.5		%/°C
df _{VLO} /dV _{CC}	VLO frequency supply voltage drift	Measured at ACLK ⁽²⁾	1.8 V to 3.6 V		4		%/V
	Duty cycle	Measured at ACLK	1.8 V to 3.6 V	40%	50%	60%	

Calculated using the box method: (MAX(-40° C to 85° C) - MIN(-40° C to 85° C)) / MIN(-40° C to 85° C) / (85° C - (-40° C)) Calculated using the box method: (MAX(1.8 V to 3.6 V) - MIN(1.8 V to 3.6 V) / MIN(1.8 V to 3.6 V) / (3.6 V - 1.8 V)

5.19 Internal Reference, Low-Frequency Oscillator (REFO)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
I _{REFO}	REFO oscillator current consumption	T _A = 25°C	1.8 V to 3.6 V		3		μA
f _{REFO}	REFO frequency calibrated	Measured at ACLK	1.8 V to 3.6 V	32	2768		Hz
	DEEO chaolute televenes colibrated	Full temperature range	1.8 V to 3.6 V		±3.5% ±1.5%		
	REFO absolute tolerance calibrated	T _A = 25°C	3 V			±1.5%	
df_{REFO}/d_{T}	REFO frequency temperature drift	Measured at ACLK ⁽¹⁾	1.8 V to 3.6 V		0.01		%/°C
df _{REFO} /dV _{CC}	REFO frequency supply voltage drift	Measured at ACLK ⁽²⁾	1.8 V to 3.6 V		1.0		%/V
	Duty cycle	Measured at ACLK	1.8 V to 3.6 V	40%	50%	60%	
t _{START}	REFO startup time	40%/60% duty cycle	1.8 V to 3.6 V		25		μs

Calculated using the box method: (MAX(-40°C to 85°C) - MIN(-40°C to 85°C)) / MIN(-40°C to 85°C) / (85°C - (-40°C))

Includes parasitic bond and package capacitance (approximately 2 pF per pin). Because the PCB adds additional capacitance, verify the correct load by measuring the ACLK frequency. For a correct setup, the effective load capacitance should always match the specification of the used crystal.

Frequencies below the MIN specification set the fault flag. Frequencies above the MAX specification do not set the fault flag. Frequencies that are between MIN and MAX might set the flag.

Measured with logic-level input frequency but also applies to operation with crystals.

Calculated using the box method: (MAX(1.8 V to 3.6 V) - MIN(1.8 V to 3.6 V)) / MIN(1.8 V to 3.6 V) / (3.6 V - 1.8 V)



5.20 DCO Frequency

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{DCO(0,0)}	DCO frequency (0, 0) ⁽¹⁾	DCORSELx = 0, $DCOx = 0$, $MODx = 0$	0.07		0.20	MHz
f _{DCO(0,31)}	DCO frequency (0, 31) ⁽¹⁾	DCORSELx = 0, $DCOx = 31$, $MODx = 0$	0.70		1.70	MHz
f _{DCO(1,0)}	DCO frequency (1, 0) ⁽¹⁾	DCORSELx = 1, $DCOx = 0$, $MODx = 0$	0.15		0.36	MHz
f _{DCO(1,31)}	DCO frequency (1, 31) ⁽¹⁾	DCORSELx = 1, DCOx = 31, MODx = 0	1.47		3.45	MHz
f _{DCO(2,0)}	DCO frequency (2, 0) ⁽¹⁾	DCORSELx = 2, $DCOx = 0$, $MODx = 0$	0.32		0.75	MHz
f _{DCO(2,31)}	DCO frequency (2, 31) ⁽¹⁾	DCORSELx = 2, $DCOx = 31$, $MODx = 0$	3.17		7.38	MHz
f _{DCO(3,0)}	DCO frequency (3, 0) ⁽¹⁾	DCORSELx = 3, $DCOx = 0$, $MODx = 0$	0.64		1.51	MHz
f _{DCO(3,31)}	DCO frequency (3, 31) ⁽¹⁾	DCORSELx = 3, DCOx = 31, MODx = 0	6.07		14.0	MHz
f _{DCO(4,0)}	DCO frequency (4, 0) ⁽¹⁾	DCORSELx = 4, $DCOx = 0$, $MODx = 0$	1.3		3.2	MHz
f _{DCO(4,31)}	DCO frequency (4, 31) ⁽¹⁾	DCORSELx = 4, DCOx = 31, MODx = 0	12.3		28.2	MHz
f _{DCO(5,0)}	DCO frequency (5, 0) ⁽¹⁾	DCORSELx = 5, $DCOx = 0$, $MODx = 0$	2.5		6.0	MHz
f _{DCO(5,31)}	DCO frequency (5, 31) ⁽¹⁾	DCORSELx = 5, DCOx = 31, MODx = 0	23.7		54.1	MHz
f _{DCO(6,0)}	DCO frequency (6, 0) ⁽¹⁾	DCORSELx = 6, DCOx = 0, MODx = 0	4.6		10.7	MHz
f _{DCO(6,31)}	DCO frequency (6, 31) ⁽¹⁾	DCORSELx = 6, DCOx = 31, MODx = 0	39.0		88.0	MHz
f _{DCO(7,0)}	DCO frequency (7, 0) ⁽¹⁾	DCORSELx = 7, DCOx = 0, MODx = 0	8.5		19.6	MHz
f _{DCO(7,31)}	DCO frequency (7, 31) ⁽¹⁾	DCORSELx = 7, DCOx = 31, MODx = 0	60		135	MHz
S _{DCORSEL}	Frequency step between range DCORSEL and DCORSEL + 1	$S_{RSEL} = f_{DCO(DCORSEL+1,DCO)}/f_{DCO(DCORSEL,DCO)}$	1.2		2.3	ratio
S _{DCO}	Frequency step between tap DCO and DCO + 1	$S_{DCO} = f_{DCO(DCORSEL,DCO+1)}/f_{DCO(DCORSEL,DCO)}$	1.02		1.12	ratio
	Duty cycle	Measured at SMCLK	40%	50%	60%	
df _{DCO} /dT	DCO frequency temperature drift ⁽²⁾	f _{DCO} = 1 MHz		0.1		%/°C
df_{DCO}/dV_{CC}	DCO frequency voltage drift ⁽³⁾	f _{DCO} = 1 MHz		1.9		%/V

- (1) When selecting the proper DCO frequency range (DCORSELx), the target DCO frequency, f_{DCO}, should be set to reside within the range of f_{DCO(n, 0),MAX} ≤ f_{DCO} ≤ f_{DCO(n, 31),MIN}, where f_{DCO(n, 0),MAX} represents the maximum frequency specified for the DCO frequency, range n, tap 0 (DCOx = 0) and f_{DCO(n,31),MIN} represents the minimum frequency specified for the DCO frequency, range n, tap 31 (DCOx = 31). This makes sure that the target DCO frequency resides within the range selected. It should also be noted that if the actual f_{DCO} frequency for the selected range causes the FLL or the application to select tap 0 or 31, the DCO fault flag is set to report that the selected range is at its minimum or maximum tap setting.
- (2) Calculated using the box method: $(MAX(-40^{\circ}C \text{ to } 85^{\circ}C) MIN(-40^{\circ}C \text{ to } 85^{\circ}C)) / MIN(-40^{\circ}C \text{ to } 85^{\circ}C) / (85^{\circ}C (-40^{\circ}C))$
- (3) Calculated using the box method: (MAX(2.2 V to 3.6 V) MIN(2.2 V to 3.6 V)) / MIN(2.2 V to 3.6 V) / (3.6 V 2.2 V)




Figure 5-10. Typical DCO Frequency



5.21 PMM, Brownout Reset (BOR)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _(DVCC_BOR_IT-)	BOR _H on voltage, DV _{CC} falling level	$\mid dDV_{CC}/d_t \mid < 3 \text{ V/s}$			1.55	V
$V_{(DVCC_BOR_IT+)}$	BOR _H off voltage, DV _{CC} rising level	$\mid dDV_{CC}/d_t \mid < 3 \text{ V/s}$	0.80	1.30	1.65	V
V _(DVCC_BOR_hys)	BOR _H hysteresis		100		250	mV
V _(VCORE_BOR_IT-)	BOR _L on voltage, V _{CORE} falling level	$DV_{CC} = 1.8 \text{ V to } 3.6 \text{ V}$	0.69		0.83	٧
V _(VCORE_BOR_IT+)	BOR _L off voltage, V _{CORE} rising level	$DV_{CC} = 1.8 \text{ V to } 3.6 \text{ V}$	0.83		1.05	٧
V _(VCORE_BOR_hys)	BOR _L hysteresis		70		200	mV
t _{RESET}	Pulse duration required at RST/NMI pin to accept a reset		2			μs

5.22 PMM, Core Voltage

F	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{CORE2} (AM)	Core voltage, active mode, PMMCOREV = 2	$2.2 \text{ V} \leq \text{DV}_{\text{CC}} \leq 3.6 \text{ V}, 0 \text{ mA} \leq \text{I}(\text{V}_{\text{CORE}}) \leq 21 \text{ mA}$	1.60	1.81	1.89	V
V _{CORE2} (LPM)	Core voltage, low-current mode, PMMCOREV = 2	2.2 V ≤ DV _{CC} ≤ 3.6 V, 0 μA ≤ $I(V_{CORE})$ ≤ 30 μA	1.68	1.89	1.98	V
DCDD/DC AM)	Power-supply rejection ratio, active mode	$DV_{CC} = 2.2 \text{ V or } 3.6 \text{ V}, \text{ I}(V_{CORE}) = 0 \text{ mA},$ PMMCOREV = 2	60			dB
PSRR(DC,AM)		DV_{CC} = 2.2 V or 3.6 V, $I(V_{CORE})$ = 21 mA, PMMCOREV = 2		60		uБ
DCDD/DC L DM)	Power-supply rejection ratio, low-current mode	$DV_{CC} = 2.2 \text{ V or } 3.6 \text{ V}, \text{ I}(V_{CORE}) = 0 \text{ mA},$ PMMCOREV = 2	50			dB
PSRR(DC,LPM)		DV_{CC} = 2.4 V or 3.6 V, $I(V_{CORE})$ = 30 μ A, PMMCOREV = 2		50		



5.23 PMM, SVS High Side

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		SVSHE = 0, DV _{CC} = 3.6 V		0		^
I _(SVSH)	SVS current consumption	SVSHE = 1, DV _{CC} = 3.6 V, SVSHFP = 0		200		nA
		SVSHE = 1, DV _{CC} = 3.6 V, SVSHFP = 1		2.0		μA
		SVSHE = 1, SVSHRVL = 0	1.59	1.64	1.69	1
\ /	CVC an unitary lavel	SVSHE = 1, SVSHRVL = 1	1.79	1.84	1.91	
$V_{(SVSH_IT-)}$	SVS _H on voltage level	SVSHE = 1, SVSHRVL = 2	1.98	2.04	2.11	V
		SVSHE = 1, SVSHRVL = 3	2.10	2.16	2.23	
		SVSHE = 1, SVSMHRRL = 0	1.62	1.74	1.81	
	SVS _H off voltage level	SVSHE = 1, SVSMHRRL = 1	1.88	1.94	2.01	
		SVSHE = 1, SVSMHRRL = 2	2.07	2.14	2.21	V
V		SVSHE = 1, SVSMHRRL = 3	2.20	2.26	2.33	
$V_{(SVSH_IT+)}$		SVSHE = 1, SVSMHRRL = 4		2.40		
		SVSHE = 1, SVSMHRRL = 5		2.70		
		SVSHE = 1, SVSMHRRL = 6		3.00		
		SVSHE = 1, SVSMHRRL = 7		3.00		
	CVC arrangetion dalor	SVSHE = 1, $dV_{DVCC}/dt = 10 \text{ mV/}\mu\text{s}$, SVSHFP = 1		2.5		
t _{pd(SVSH)}	SVS _H propagation delay	SVSHE = 1, $dV_{DVCC}/dt = 1 \text{ mV/}\mu\text{s}$, $SVSHFP = 0$		20		μs
t _(SVSH)	SVS _H on or off delay time	SVSHE = $0 \rightarrow 1$, $dV_{DVCC}/dt = 10 \text{ mV/}\mu\text{s}$, SVSHFP = 1		12.5		
		SVSHE = $0 \rightarrow 1$, $dV_{DVCC}/dt = 1$ mV/ μ s, SVSHFP = 0		100		μs
dV _{DVCC} /dt	DV _{CC} rise time		0		1000	V/s

5.24 PMM, SVM High Side

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		SVMHE = 0, DV_{CC} = 3.6 V		0		٥.
I _(SVMH)	SVM _H current consumption	SVMHE= 1, DV _{CC} = 3.6 V, SVMHFP = 0		200		nA
		SVMHE = 1, DV _{CC} = 3.6 V, SVMHFP = 1		2.0		μΑ
		SVMHE = 1, SVSMHRRL = 0	1.65	1.74	1.86	
		SVMHE = 1, SVSMHRRL = 1	1.85	1.94	2.02	•
		SVMHE = 1, SVSMHRRL = 2	2.02	2.14	2.22	•
	SVM _H on or off voltage level	SVMHE = 1, SVSMHRRL = 3	2.18	2.26	2.35	V
V _(SVMH)		SVMHE = 1, SVSMHRRL = 4		2.40		
		SVMHE = 1, SVSMHRRL = 5		2.70		•
		SVMHE = 1, SVSMHRRL = 6		3.00		•
		SVMHE = 1, SVSMHRRL = 7		3.00		•
		SVMHE = 1, SVMHOVPE = 1		3.75		•
	OV/M	SVMHE = 1, dV _{DVCC} /dt = 10 mV/µs, SVMHFP = 1		2.5		
t _{pd(SVMH)}	SVM _H propagation delay	SVMHE = 1, $dV_{DVCC}/dt = 1 \text{ mV/}\mu\text{s}$, SVMHFP = 0		20		μs
	C)/M on an eff dalay time	SVMHE = $0 \rightarrow 1$, $dV_{DVCC}/dt = 10 \text{ mV/}\mu\text{s}$, SVMHFP = 1		12.5		
t _(SVMH)	SVM _H on or off delay time	SVMHE = $0 \rightarrow 1$, $dV_{DVCC}/dt = 1 \text{ mV/}\mu\text{s}$, SVMHFP = 0		100		μs



5.25 PMM, SVS Low Side

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		SVSLE = 0, PMMCOREV = 2		0		
I _(SVSL)	SVS _L current consumption	SVSLE = 1, PMMCOREV = 2, SVSLFP = 0		200		nA
		SVSLE = 1, PMMCOREV = 2, SVSLFP = 1		2.0		μΑ
		SVSLE = 1, SVSLRVL = 0	1.20	1.27	1.32	
V _(SVSL_IT-)	CVC on voltage level	SVSLE = 1, SVSLRVL = 1	1.39	1.47	1.52	V
	SVS _L on voltage level	SVSLE = 1, SVSLRVL = 2	1.60	1.67	1.72	V
		SVSLE = 1, SVSLRVL = 3	1.70	1.77	1.82	
	SVS_L off voltage level	SVSLE = 1, SVSMLRRL = 0	1.29	1.34	1.39	
M		SVSLE = 1, SVSMLRRL = 1	1.49	1.54	1.59	V
$V_{(SVSL_IT+)}$		SVSLE = 1, SVSMLRRL = 2	1.69	1.74	1.79	
		SVSLE = 1, SVSMLRRL = 3, 4, 5, 6, 7	1.79	1.84	1.89	
		SVSLE = 1, SVSMLRRL = 0		70		
M	CVC hyptoropia	SVSLE = 1, SVSMLRRL = 1		70		mV
$V_{(SVSL_HYS)}$	SVS _L hysteresis	SVSLE = 1, SVSMLRRL = 2		70		liiv
		SVSLE = 1, SVSMLRRL = 3		70		
	CVC propagation delay	SVSLE = 1, dV _{CORE} /dt = 10 mV/µs, SVSLFP = 1		2.5		
t _{pd(SVSL)}	SVS _L propagation delay	SVSLE = 1, $dV_{CORE}/dt = 1 \text{ mV/}\mu\text{s}$, SVSLFP = 0		20		μs
	CVC on or off dolou time	SVSLE = $0 \rightarrow 1$, $dV_{CORE}/dt = 10$ mV/ μ s, SVSLFP = 1		12.5		
t _(SVSL)	SVS _L on or off delay time	SVSLE = $0 \rightarrow 1$, $dV_{CORE}/dt = 1 \text{ mV/}\mu\text{s}$, SVSLFP = 0		100	μs	

5.26 PMM, SVM Low Side

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		SVMLE = 0, PMMCOREV = 2		0		~ ^
I _(SVML)	SVM _L current consumption	SVMLE= 1, PMMCOREV = 2, SVMLFP = 0		200		nA
		SVMLE= 1, PMMCOREV = 2, SVMLFP = 1		2.0		μΑ
		SVMLE = 1, SVSMLRRL = 0	1.28	1.34	1.40	
	SVM _L on or off voltage level	SVMLE = 1, SVSMLRRL = 1	1.49	1.54	1.60	V
V _(SVML)		SVMLE = 1, SVSMLRRL = 2	1.68	1.74	1.79	
		SVMLE = 1, SVSMLRRL = 3, 4, 5, 6, 7	1.76	1.84	1.90	
		SVMLE = 1, SVSMLOVPE = 1		2.02		
4	CVM proposition dolor	SVMLE = 1, dV _{CORE} /dt = 10 mV/µs, SVMLFP = 1		2.5		
t _{pd(SVML)}	SVM _L propagation delay	SVMLE = 1, $dV_{CORE}/dt = 1 \text{ mV/}\mu\text{s}$, SVMLFP = 0	20		μs	
	SVM _L on or off delay time	SVMLE = $0 \rightarrow 1$, $dV_{CORE}/dt = 10 \text{ mV/}\mu\text{s}$, SVMLFP = 1	12.5			
t _(SVML)		SVMLE = $0 \rightarrow 1$, $dV_{CORE}/dt = 1 \text{ mV/}\mu\text{s}$, SVMLFP = 0		100		μs



5.27 Wake-up Times From Low-Power Modes

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		0 117 0 1			,			
PARAMETER		PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
	t _{WAKE-UP-FAST}	Wake-up time from LPM2, LPM3, or LPM4 to active mode (1)	PMMCOREV = SVSMLRRL = 2, SVSLFP = 1	2.2 V, 3 V			5	μs
	t _{WAKE-UP-SLOW}	Wake-up time from LPM2, LPM3, or LPM4 to active mode (2)(3)	PMMCOREV = SVSMLRRL = 2, SVSLFP = 0	2.2 V, 3 V		150		μs

- (1) This value represents the time from the wake-up event to the first active edge of MCLK. The wake-up time depends on the performance mode of the low-side supervisor (SVS_L) and low-side monitor (SVM_L). t_{WAKE-UP-FAST} is possible with SVS_L and SVM_L in full performance mode or disabled. For specific register settings, see the Low-Side SVS and SVM Control and Performance Mode Selection section in the Power Management Module and Supply Voltage Supervisor chapter of the MSP430F5xx and MSP430F6xx Family User's Guide.
 (2) This value represents the time from the wake-up event to the first active edge of MCLK. The wake-up time depends on the performance
- (2) This value represents the time from the wake-up event to the first active edge of MCLK. The wake-up time depends on the performance mode of the low-side supervisor (SVS_L) and low-side monitor (SVM_L). t_{WAKE-UP-SLOW} is set with SVS_L and SVM_L in normal mode (low current mode). For specific register settings, see the Low-Side SVS and SVM Control and Performance Mode Selection section in the Power Management Module and Supply Voltage Supervisor chapter of the MSP430F5xx and MSP430F6xx Family User's Guide.
- (3) The wake-up times from LPM0 and LPM1 to AM are not specified. They are proportional to MCLK cycle time but are not affected by the performance mode settings as for LPM2, LPM3, and LPM4.

5.28 Timer A

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{cc}	MIN I	WAX	UNIT
f _{TA}	Timer_A input clock frequency	Internal: SMCLK or ACLK, External: TACLK, Duty cycle = 50% ±10%	1.8 V, 3 V		25	MHz
t _{TA,cap}	Timer_A capture timing	All capture inputs, minimum pulse duration required for capture	1.8 V, 3 V	20		ns

5.29 Timer B

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN MAX	UNIT
f _{TB}	Timer_B input clock frequency	Internal: SMCLK or ACLK, External: TBCLK, Duty cycle = 50% ±10%	1.8 V, 3 V	25	MHz
t _{TB,cap}	Timer_B capture timing	All capture inputs, minimum pulse duration required for capture	1.8 V, 3 V	20	ns



5.30 USCI (UART Mode) Clock Frequency

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
f _{USCI}	USCI input clock frequency	Internal: SMCLK or ACLK, External: UCLK, Duty cycle = 50% ±10%		f _{SYSTEM}	MHz
f _{BITCLK}	BITCLK clock frequency (equals baud rate in MBaud)			1	MHz

5.31 USCI (UART Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	V _{cc}	MIN	MAX	UNIT
	UART receive deglitch time ⁽¹⁾	2.2 V 50 6	600	20	
ιτ	UART receive deglitch time**/	3 V	50	600	ns

⁽¹⁾ Pulses on the UART receive input (UCxRX) shorter than the UART receive deglitch time are suppressed. To make sure that pulses are correctly recognized, their duration should exceed the maximum specification of the deglitch time.

5.32 USCI (SPI Master Mode) Clock Frequency

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
f _{USCI}	USCI input clock frequency	Internal: SMCLK or ACLK, Duty cycle = 50% ±10%		f _{SYSTEM}	MHz

5.33 USCI (SPI Master Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1) (see Figure 5-11 and Figure 5-12)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	MAX	UNIT
f _{USCI}	USCI input clock frequency	SMCLK, ACLK Duty cycle = 50% ±10%			f _{SYSTEM}	MHz
	SOMI input data setup time 2.2 V 3 V	65				
t _{SU,MI}			3 V	50		ns
	COMM instant data hald time	2.2 V	0			
t _{HD,MI}	SOMI input data hold time		3 V	0		ns
4	CINAC autaut data valid time (2)	UCLK edge to SIMO valid,	2.2 V		25	
t _{VALID,MO}	SIMO output data valid time ⁽²⁾	C _L = 20 pF	3 V		20	ns
$t_{HD,MO}$ SIMO output data hold time ⁽³⁾ $C_L = 20 \text{ pF}$		2.2 V				
	C _L = 20 pr	3 V			ns	

 $f_{\text{UCxCLK}} = 1/2 \times t_{\text{LO/HI}} \text{ with } t_{\text{LO/HI}} \geq \text{max}(t_{\text{VALID,MO(USCI)}} + t_{\text{SU,SI(Slave)}}, t_{\text{SU,MI(USCI)}} + t_{\text{VALID,SO(Slave)}})$ For the slave parameters $t_{\text{SU,SI(Slave)}}$ and $t_{\text{VALID,SO(Slave)}}$, see the SPI parameters of the attached slave. Specifies the time to drive the next valid data to the SIMO output after the output changing UCLK clock edge. See the timing diagrams in Figure 5-11 and Figure 5-12.

Specifies how long data on the SIMO output is valid after the output changing UCLK clock edge. Negative values indicate that the data on the SIMO output can become invalid before the output changing clock edge observed on UCLK. See the timing diagrams in Figure 5-11 and Figure 5-12.






Figure 5-11. SPI Master Mode, CKPH = 0




Figure 5-12. SPI Master Mode, CKPH = 1



5.34 USCI (SPI Slave Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (1) (see Figure 5-13 and Figure 5-14)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
t _{STE,LEAD}	STE lead time, STE low to clock		2.2 V, 3 V		40		ns
t _{STE,LAG}	STE lag time, Last clock to STE high		2.2 V, 3 V	10			ns
t _{STE,ACC}	STE access time, STE low to SOMI data out		2.2 V, 3 V		40		ns
t _{STE,DIS}	STE disable time, STE high to SOMI high impedance		2.2 V, 3 V		40		ns
4	SIMO input data setup time		2.2 V	20			
t _{SU,SI}			3 V	15			ns
4	60.0		2.2 V	10			
t _{HD,SI}	SIMO input data hold time		3 V	10			ns
4	COMI autout data unlid time (2)	UCLK edge to SOMI valid,	2.2 V			62	
t _{VALID,SO}	SOMI output data valid time ⁽²⁾	C _L = 20 pF	3 V			50	ns
	COMI autout data hald time (3)	C _L = 20 pF	2.2 V	0			ns
t _{HD,SO}	SOMI output data hold time ⁽³⁾		3 V	0			

- $f_{UCXCLK} = 1/2 \times t_{LO/HI} \text{ with } t_{LO/HI} \ge \max(t_{VALID,MO(Master)} + t_{SU,SI(USCI)}, t_{SU,MI(Master)} + t_{VALID,SO(USCI)})$ For the master parameters $t_{SU,MI(Master)}$ and $t_{VALID,MO(Master)}$, see the SPI parameters of the attached master. Specifies the time to drive the next valid data to the SOMI output after the output changing UCLK clock edge. See the timing diagrams (1)
- in Figure 5-11 and Figure 5-12.
- (3)Specifies how long data on the SOMI output is valid after the output changing UCLK clock edge. See the timing diagrams in Figure 5-11 and Figure 5-12.




Figure 5-13. SPI Slave Mode, CKPH = 0




Figure 5-14. SPI Slave Mode, CKPH = 1

5.35 USCI (I²C Mode)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	MAX	UNIT
f _{USCI}	USCI input clock frequency	Internal: SMCLK or ACLK, External: UCLK, Duty cycle = 50% ±10%			f _{SYSTEM}	MHz
f _{SCL}	SCL clock frequency		2.2 V, 3 V	0	400	kHz
	Hold time (repeated) START	f _{SCL} ≤ 100 kHz	2.2 V, 3 V	4.0		
t _{HD,STA}	Tiold line (repeated) STAINT	$f_{SCL} > 100 \text{ kHz}$	2.2 V, 3 V	0.6		μs
	Setup time for a repeated START	f _{SCL} ≤ 100 kHz	2.2 V, 3 V	4.7		μs
t _{SU,STA}		$f_{SCL} > 100 \text{ kHz}$	2.2 V, 3 V	0.6		
$t_{HD,DAT}$	Data hold time		2.2 V, 3 V	0		ns
t _{SU,DAT}	Data setup time		2.2 V, 3 V	250		ns
	Saturations for STOR	f _{SCL} ≤ 100 kHz	221/21/	4.0		
t _{SU,STO}	Setup time for STOP	$f_{SCL} > 100 \text{ kHz}$	2.2 V, 3 V	0.6		μs
	Pulse duration of spikes suppressed by input filter		2.2 V	50	600	ns
t _{SP}			3 V	50	600	




Figure 5-15. I²C Mode Timing



5.36 12-Bit ADC, Power Supply and Input Range Conditions

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽¹⁾

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
AV _{CC}	Analog supply voltage	AV_{CC} and DV_{CC} are connected together, AV_{SS} and DV_{SS} are connected together, $V_{(AVSS)} = V_{(DVSS)} = 0 \text{ V}$		2.2		3.6	V
V _(Ax)	Analog input voltage range ⁽²⁾	All ADC12 pins: P6.0 to P6.7, P7.4 to P7.7, P5.0, and P5.1 terminals		0		AV_CC	V
	Operating supply current into AVCC terminal (3)	$f_{ADC12CLK} = 5.0 \text{ MHz}, ADC12ON = 1,$	2.2 V		125	155	
I _{ADC12_A}		REFON = 0, SHT0 = 0, SHT1 = 0, ADC12DIV = 0	3 V		150	220	μΑ
	Operating supply current into AVCC terminal (4)	ADC12ON = 0, REFON = 1, REF2_5V = 1	3 V		150	190	
I _{REF+}		ADC12ON = 0, REFON = 1, REF2_5V = 0	2.2 V, 3 V		150	180	μΑ
Cı	Input capacitance	Only one terminal Ax can be selected at one time	2.2 V		20	25	pF
R_{I}	Input MUX ON resistance	$0 \text{ V} \leq V_{Ax} \leq AV_{CC}$		10	200	1900	Ω

⁽¹⁾ The leakage current is specified by the digital I/O input leakage.

5.37 12-Bit ADC, External Reference

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	MAX	TINU
V _{eREF+}	Positive external reference voltage input	$V_{eREF+} > V_{REF-}/V_{eREF-}$ (2)		1.4	AV_{CC}	V
V _{REF} _/V _{eREF} _	Negative external reference voltage input	$V_{eREF+} > V_{REF-}/V_{eREF-}$ (3)		0	1.2	V
(V _{eREF+} – V _{REF-} /V _{eREF-})	Differential external reference voltage input	V _{eREF+} > V _{REF-} /V _{eREF-} (4)		1.4	AV_{CC}	V
I _{VeREF+}	Static input current	0 V ≤ V _{eREF+} ≤ V _{AVCC}	2.2 V, 3 V		±1	μΑ
I _{VREF-/VeREF-}	Static input current	0 V ≤ V _{eREF} ≤ V _{AVCC}	2.2 V, 3 V		±1	μA
C _{VREF+/-}	Capacitance at VREF+ or VREF- terminal			⁽⁵⁾ 10		μF

⁽¹⁾ The external reference is used during conversion to charge and discharge the capacitance array. The input capacitance, C_i, is also the dynamic load for an external reference during conversion. The dynamic impedance of the reference supply should follow the recommendations on analog-source impedance to allow the charge to settle for 12-bit accuracy.

⁽²⁾ The analog input voltage range must be within the selected reference voltage range V_{R+} to V_{R-} for valid conversion results. If the reference voltage is supplied by an external source or if the internal reference voltage is used and REFOUT = 1, then decoupling capacitors are required. See Section 5.37 and Section 5.38.

⁽³⁾ The internal reference supply current is not included in current consumption parameter I_{ADC12}.

⁽⁴⁾ The internal reference current is supplied through the AVCC terminal. Consumption is independent of the ADC12ON control bit, unless a conversion is active. The REFON bit enables to settle the built-in reference before starting an analog-to-digital conversion. No external load.

⁽²⁾ The accuracy limits the minimum positive external reference voltage. Lower reference voltage levels may be applied with reduced accuracy requirements.

⁽³⁾ The accuracy limits the maximum negative external reference voltage. Higher reference voltage levels may be applied with reduced accuracy requirements.

⁽⁴⁾ The accuracy limits minimum external differential reference voltage. Lower differential reference voltage levels may be applied with reduced accuracy requirements.

⁽⁵⁾ Two decoupling capacitors, 10 μF and 100 nF, should be connected to VREF to decouple the dynamic current required for an external reference source if it is used for the ADC12_A. Also see the MSP430F5xx and MSP430F6xx Family User's Guide.



5.38 12-Bit ADC, Built-In Reference

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
V	Positive built-in reference	REF2_5V = 1 for 2.5 V, $I_{VREF+}(max) \le I_{VREF+} \le I_{VREF+}(min)$	3 V	2.35	2.45	2.53	V
V _{REF+}	voltage output	REF2_5V = 0 for 1.5 V, $I_{VREF+}(max) \le I_{VREF+} \le I_{VREF+}(min)$	2.2 V, 3 V	1.41	1.47	1.53	V
	AV _{CC} minimum voltage,	REF2_5V = 0		2.2			
AV _{CC(min)}	Positive built-in reference active	REF2_5V = 1		2.8			V
	Load current out of VREF+		2.2 V			-1	A
I _{VREF+}	terminal		3 V			-1	mA
		$I_{VREF+} = +10 \mu A \text{ or } -1000 \mu A,$	2.2 V			±2	
li a (DEE)	Load-current regulation,	Analog input voltage ≈ 0.75 V, REF2_5V = 0	3 V			±2	LSB
I _{L(VREF)+}	VREF+ terminal	I_{VREF+} = +10 μA or –1000 μA, Analog input voltage ≈ 1.25 V, REF2_5V = 1	3 V			±2	LOD
C _{VREF+}	Capacitance at VREF+ terminal	REFON = REFOUT = 1 ⁽¹⁾	2.2 V, 3 V	20		100	pF
_	Temperature coefficient of built-in reference (2)	REF2_5V = 0, I_{VREF+} is a constant in the range of 0 mA $\leq I_{VREF+} \leq -1$ mA	2.2 V, 3 V		30		ppm/
T _{REF+}		REF2_5V = 1, I_{VREF+} is a constant in the range of $0 \text{ mA} \le I_{VREF+} \le -1 \text{ mA}$	3 V		30		°C
		V_{REF+} = 1.5 V, V_{AVCC} = 2.2 V, REFOUT = 0, REFON = 0 \rightarrow 1			20		
		V_{REF+} = 2.5 V, V_{AVCC} = 2.8 V, REFOUT = 0, REFON = 0 \rightarrow 1			20		
t _{SETTLE}		V_{REF+} = 1.5 V, V_{AVCC} = 2.2 V, C_{VREF} = C_{VREF} (max), REFOUT = 1, REFON = 0 \rightarrow 1			35		μs
		$V_{REF+} = 2.5 \text{ V}, V_{AVCC} = 2.8 \text{ V},$ $C_{VREF} = C_{VREF} \text{(max)},$ $REFOUT = 1, REFON = 0 \rightarrow 1$			35		

⁽¹⁾ Two decoupling capacitors, 10 μF and 100 nF, should be connected to VREF to decouple the dynamic current required for an external reference source if it is used for the ADC12_A. Also see the MSP430F5xx and MSP430F6xx Family User's Guide.

⁽²⁾ Calculated using the box method: (MAX(-40°C to 85°C) – MIN(-40°C to 85°C)) / MIN(-40°C to 85°C)/(85°C – (-40°C))

⁽³⁾ The condition is that the error in a conversion started after t_{REFON} is less than ±0.5 LSB. The settling time depends on the external capacitive load.



5.39 12-Bit ADC, Timing Parameters

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
f _{ADC12CLK}		For specified performance of ADC12 linearity parameters	2.2 V, 3 V	0.45	4.8	5.4	MHz
f _{ADC12OSC}	Internal ADC12 oscillator ⁽¹⁾	ADC12DIV = 0, f _{ADC12CLK} = f _{ADC12OSC}	2.2 V, 3 V	4.2	4.65	5.0	MHz
t _{CONVERT} Conversion time	Canada tima	REFON = 0, Internal oscillator, f _{ADC12OSC} = 4.2 MHz to 5.4 MHz	2.2 V, 3 V	2.4		3.1	
	External $f_{ADC12CLK}$ from ACLK, MCLK or SMCLK, ADC12SSEL $\neq 0$			13 x 1 / f _{ADC12CLK}		μs	
t _{ADC12ON}	Turnon settling time of the ADC	See ⁽²⁾				100	ns
t _{Sample}	Sampling time	$R_S = 400 \Omega$, $R_I = 1000 \Omega$, $C_I = 30 pF$, $\tau = (R_S + R_I) \times C_I$	2.2 V, 3 V	1000			ns

⁽¹⁾ The ADC12OSC is sourced directly from MODOSC inside the UCS.

5.40 12-Bit ADC, Linearity Parameters

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN T	YP MA	X UNIT
_	Integral	$1.4 \text{ V} \le (\text{V}_{\text{eREF+}} - \text{V}_{\text{REF-}}/\text{V}_{\text{eREF-}}) \text{min} \le 1.6 \text{ V}$	2.2 V, 3 V		±	£2 LSB
Eı	linearity error	inearity error 1.6 V < $(V_{eREF+} - V_{REF-}/V_{eREF-})$ min $\leq V_{AVCC}$	2.2 V, 3 V		±1	.7
E _D	Differential linearity error	$(V_{eREF+} - V_{REF-}/V_{eREF-})$ min $\leq (V_{eREF+} - V_{REF-}/V_{eREF-})$, $C_{VREF+} = 20 \text{ pF}$	2.2 V, 3 V		±	:1 LSB
Eo	Offset error	$(V_{eREF+} - V_{REF-}/V_{eREF-})$ min $\leq (V_{eREF+} - V_{REF-}/V_{eREF-})$, Internal impedance of source $R_S < 100 \Omega$, $C_{VREF+} = 20 pF$	2.2 V, 3 V		±1 ±3	.5 LSB
E _G	Gain error	$(V_{eREF+} - V_{REF-}/V_{eREF-})$ min $\leq (V_{eREF+} - V_{REF-}/V_{eREF-})$, $C_{VREF+} = 20 \text{ pF}$	2.2 V, 3 V	±	1.1 ±	£2 LSB
E _T	Total unadjusted error	$(V_{eREF+} - V_{REF-}/V_{eREF-})$ min $\leq (V_{eREF+} - V_{REF-}/V_{eREF-})$, $C_{VREF+} = 20 \text{ pF}$	2.2 V, 3 V		±2 ±	£5 LSB

⁽²⁾ The condition is that the error in a conversion started after t_{ADC12ON} is less than ±0.5 LSB. The reference and input signal are already settled.

⁽³⁾ Approximately 10 Tau (τ) are needed to get an error of less than ±0.5 LSB: $t_{Sample} = ln(2^{n+1}) \times (R_S + R_I) \times C_I + 800 \text{ ns}$, where n = ADC resolution = 12, R_S = external source resistance



5.41 12-Bit ADC, Temperature Sensor and Built-In V_{MID}

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN TYP	MAX	UNIT
	Operating supply current into	REFON = 0, INCH = 0Ah,	2.2 V	150		
ISENSOR	AVCC terminal (1)	ADC12ON = N/A, $T_A = 25$ °C	3 V	150		μA
M	See ⁽²⁾	ADC12ON = 1, INCH = 0Ah,	2.2 V	894		\/
V _{SENSOR}	See (2)	$T_A = 0$ °C	3 V	894		mV
TC		ADC400NL 4 INCLL 0AL	2.2 V	3.66		mV/°C
TC _{SENSOR}		ADC12ON = 1, $INCH = 0Ah$	3 V	3.66		
	Sample time required if	ADC12ON = 1, INCH = 0Ah,	2.2 V	30		
^t SENSOR(sample)	channel 10 is selected (3)	Error of conversion result ≤ 1 LSB	3 V	30		μs
.,	ANA divides at abases at 44	ADC12ON = 1, INCH = 0Bh,		1.1		V
V _{MID}	AV _{CC} divider at channel 11	V _{MID} ≈ 0.5 × V _{AVCC}	3 V	1.5		V
t _{VMID(sample)}	Sample time required if channel 11 is selected (4)	ADC12ON = 1, INCH = 0Bh, Error of conversion result ≤ 1 LSB	2.2 V, 3 V	1000		ns

⁽¹⁾ The sensor current I_{SENSOR} is consumed if (ADC12ON = 1 and REFON = 1) or (ADC12ON = 1 and INCH = 0Ah and sample signal is high). When REFON = 1, I_{SENSOR} is already included in I_{REF+}.

(3) The typical equivalent impedance of the sensor is 51 kΩ. The sample time required includes the sensor-on time t_{SENSOR(on)}.

(4) The on-time t_{VMID(on)} is included in the sampling time t_{VMID(sample)}. No additional on time is needed.




Figure 5-16. Typical Temperature Sensor Voltage

⁽²⁾ The temperature sensor offset can be significant. TI recommends a single-point calibration to minimize the offset error of the built-in temperature sensor.



5.42 Flash Memory

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DV _{CC(PGM/ERASE)}	Program and erase supply voltage		1.8		3.6	>
I _{PGM}	Average supply current from DVCC during program			3	5	mA
I _{ERASE}	Average supply current from DVCC during erase			6	11	mA
I _{MERASE} , I _{BANK}	Average supply current from DVCC during mass erase or bank erase			6	11	mA
t _{CPT}	Cumulative program time	See (1)			16	ms
	Program and erase endurance		10 ⁴	10 ⁵		cycles
t _{Retention}	Data retention duration	T _J = 25°C	100			years
t _{Word}	Word or byte program time	See (2)	64		85	μs
t _{Block, 0}	Block program time for first byte or word	See (2)	49		65	μs
t _{Block, 1-(N-1)}	Block program time for each additional byte or word, except for last byte or word	See (2)	37		49	μs
t _{Block, N}	Block program time for last byte or word	See (2)	55		73	μs
t _{Erase}	Erase time for segment, mass erase, and bank erase when available.	See (2)	23		32	ms
f _{MCLK,MGR}	MCLK frequency in marginal read mode (FCTL4.MGR0 = 1 or FCTL4. MGR1 = 1)		0		1	MHz

⁽¹⁾ The cumulative program time must not be exceeded when writing to a 128-byte flash block. This parameter applies to all programming methods: individual word or byte write and block write modes.

5.43 JTAG and Spy-Bi-Wire Interface

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{SBW}	Spy-Bi-Wire input frequency	2.2 V, 3 V	0		20	MHz
t _{SBW,Low}	Spy-Bi-Wire low clock pulse duration	2.2 V, 3 V	0.025		15	μs
t _{SBW, En}	Spy-Bi-Wire enable time (TEST high to acceptance of first clock edge) (1)	2.2 V, 3 V			1	μs
t _{SBW,Rst}	Spy-Bi-Wire return to normal operation time		15		100	μs
	TCK input fraguency for 4 wire ITAC(2)	2.2 V	0		5	MHz
f _{TCK}	TCK input frequency for 4-wire JTAG (2)	3 V	0		10	MHz
R _{internal}	Internal pulldown resistance on TEST	2.2 V, 3 V	45	60	80	kΩ

⁽¹⁾ Tools that access the Spy-Bi-Wire interface must wait for the t_{SBW,En} time after pulling the TEST/SBWTCK pin high before applying the first SBWTCK clock edge.

⁽²⁾ These values are hardwired into the state machine of the flash controller.

⁽²⁾ f_{TCK} may be restricted to meet the timing requirements of the module selected.



6 Detailed Description

6.1 CPU

The MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time (see Figure 6-1). The register-to-register operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator, respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses, and can be handled with all instructions.

The instruction set consists of the original 51 instructions with three formats and seven address modes and additional instructions for the expanded address range. Each instruction can operate on word and byte data.




Figure 6-1. Integrated CPU Registers



6.2 Operating Modes

These MCUs have one active mode and five software-selectable low-power modes of operation. An interrupt event can wake up the device from any of the low-power modes, service the request, and restore back to the low-power mode on return from the interrupt program.

Software can configure the following operating modes:

- Active mode (AM)
 - All clocks are active
- Low-power mode 0 (LPM0)
 - CPU is disabled
 - ACLK and SMCLK remain active, MCLK is disabled
 - FLL loop control remains active
- Low-power mode 1 (LPM1)
 - CPU is disabled
 - FLL loop control is disabled
 - ACLK and SMCLK remain active, MCLK is disabled
- Low-power mode 2 (LPM2)
 - CPU is disabled
 - MCLK and FLL loop control and DCOCLK are disabled
 - DC generator of the DCO remains enabled
 - ACLK remains active
- Low-power mode 3 (LPM3)
 - CPU is disabled
 - MCLK, FLL loop control, and DCOCLK are disabled
 - DC generator of the DCO is disabled
 - ACLK remains active
- Low-power mode 4 (LPM4)
 - CPU is disabled
 - ACLK is disabled
 - MCLK, FLL loop control, and DCOCLK are disabled
 - DC generator of the DCO is disabled
 - Crystal oscillator is stopped
 - Complete data retention



6.3 **Interrupt Vector Addresses**

The interrupt vectors and the power-up start address are in the address range 0FFFFh to 0FF80h (see Table 6-1). The vector contains the 16-bit address of the appropriate interrupt-handler instruction sequence.

Table 6-1. Interrupt Sources, Flags, and Vectors

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
System Reset Power up External reset Watchdog time-out, password violation Flash memory password violation PMM password violation	WDTIFG, KEYV (SYSRSTIV) ^{(1) (2)}	Reset	0FFFEh	63, highest
System NMI PMM Vacant memory access JTAG mailbox	SVMLIFG, SVMHIFG, DLYLIFG, DLYHIFG, VLRLIFG, VLRHIFG, VMAIFG, JMBNIFG, JMBOUTIFG (SYSSNIV) ⁽¹⁾ (Non)maskable		0FFFCh	62
User NMI NMI Oscillator fault Flash memory access violation	NMIIFG, OFIFG, ACCVIFG (SYSUNIV) ⁽¹⁾ (2)	(Non)maskable	0FFFAh	61
TB0	TBCCR0 CCIFG0 (3)	Maskable	0FFF8h	60
TB0	TBCCR1 CCIFG1 TBCCR6 CCIFG6, TBIFG (TBIV) ^{(1) (3)}	Maskable	0FFF6h	59
Watchdog Timer_A interval timer mode	WDTIFG	Maskable	0FFF4h	58
USCI_A0 receive or transmit	UCA0RXIFG, UCA0TXIFG (UCA0IV) (1) (3)	Maskable	0FFF2h	57
USCI_B0 receive or transmit	UCB0RXIFG, UCB0TXIFG (UCB0IV) (1) (3)	Maskable	0FFF0h	56
ADC12_A	ADC12IFG0 ADC12IFG15 (ADC12IV) (1) (3)	Maskable	0FFEEh	55
TA0	TA0CCR0 CCIFG0 ⁽³⁾	Maskable	0FFECh	54
TA0	TA0CCR1 CCIFG1 TA0CCR4 CCIFG4, TA0IFG (TA0IV) ^{(1) (3)}	Maskable	0FFEAh	53
USCI_A2 receive or transmit	UCA2RXIFG, UCA2TXIFG (UCA2IV) (1) (3)	Maskable	0FFE8h	52
USCI_B2 receive or transmit	UCB2RXIFG, UCB2TXIFG (UCB2IV) (1) (3)	Maskable	0FFE6h	51
DMA	DMA0IFG, DMA1IFG, DMA2IFG (DMAIV) (1) (3)	Maskable	0FFE4h	50
TA1	TA1CCR0 CCIFG0 ⁽³⁾	Maskable	0FFE2h	49
TA1	TA1CCR1 CCIFG1 TA1CCR2 CCIFG2, TA1IFG (TA1IV) ^{(1) (3)}	Maskable	0FFE0h	48
I/O port P1	P1IFG.0 to P1IFG.7 (P1IV) ⁽¹⁾ (3)	Maskable	0FFDEh	47
USCI_A1 receive or transmit	UCA1RXIFG, UCA1TXIFG (UCA1IV) (1) (3)	Maskable	0FFDCh	46
USCI_B1 receive or transmit	UCB1RXIFG, UCB1TXIFG (UCB1IV) (1) (3)	Maskable	0FFDAh	45
USCI_A3 receive or transmit	UCA3RXIFG, UCA3TXIFG (UCA3IV) (1) (3)	Maskable	0FFD8h	44
USCI_B3 receive or transmit	UCB3RXIFG, UCB3TXIFG (UCB3IV) (1) (3)	Maskable	0FFD6h	43
I/O port P2	P2IFG.0 to P2IFG.7 (P2IV) ^{(1) (3)}	Maskable	0FFD4h	42
RTC_A	RTCRDYIFG, RTCTEVIFG, RTCAIFG, RT0PSIFG, RT1PSIFG (RTCIV) ⁽¹⁾ (3)	Maskable	0FFD2h	41
			0FFD0h	40
Reserved	Reserved ⁽⁴⁾		i i	:
			0FF80h	0, lowest

⁽¹⁾ Multiple source flags

A reset is generated if the CPU tries to fetch instructions from within peripheral space or vacant memory space. (Non)maskable: the individual interrupt enable bit can disable an interrupt event, but the general interrupt enable bit cannot disable it.

Interrupt flags are in the module.

Reserved interrupt vectors at addresses are not used in this device and can be used for regular program code if necessary. To maintain compatibility with other devices, TI recommends reserving these locations.



6.4 Memory Organization

Table 6-2 summarizes the memory maps of all device variants.

Table 6-2. Memory Organization

		MSP430F5419 MSP430F5418	MSP430F5436 MSP430F5435	MSP430F5438 MSP430F5437
Memory (flash) Main: interrupt vector Main: code memory	Total Size Flash Flash	128KB 00FFFFh to 00FF80h 025BFFh to 005C00h	192KB 00FFFFh to 00FF80h 035BFFh to 005C00h	256KB 00FFFFh to 00FF80h 045BFFh to 005C00h
	Bank D	N/A	23KB 035BFFh to 030000h	64KB 03FFFFh to 030000h
	Bank C	23KB 025BFFh to 020000h	64KB 02FFFFh to 020000h	64KB 02FFFFh to 020000h
Main: code memory	Bank B	64KB 01FFFFh to 010000h	64KB 01FFFFh to 010000h	64KB 01FFFFh to 010000h
	Bank A	41KB 00FFFFh to 005C00h	41KB 00FFFFh to 005C00h	64KB 045BFFh to 040000h 00FFFFh to 005C00h
	Size	16 KB	16KB	16KB
	Sector 3	4KB 005BFFh to 004C00h	4KB 005BFFh to 004C00h	4KB 005BFFh to 004C00h
RAM	Sector 2	4KB 004BFFh to 003C00h	4KB 004BFFh to 003C00h	4KB 004BFFh to 003C00h
	Sector 1	4KB 003BFFh to 002C00h	4KB 003BFFh to 002C00h	4KB 003BFFh to 002C00h
	Sector 0	4KB 002BFFh to 001C00h	4KB 002BFFh to 001C00h	4KB 002BFFh to 001C00h
Factory memory (Boot code)	Size	256 B 001BFFh to 001B00h	256 B 001BFFh to 001B00h	256 B 001BFFh to 001B00h
Factory memory (TLV)	Size	256 B 001AFFh to 001A00h	256 B 001AFFh to 001A00h	256 B 001AFFh to 001A00h
	Info A	128 B 0019FFh to 001980h	128 B 0019FFh to 001980h	128 B 0019FFh to 001980h
Information memory	Info B	128 B 00197Fh to 001900h	128 B 00197Fh to 001900h	128 B 00197Fh to 001900h
(flash)	Info C	128 B 0018FFh to 001880h	128 B 0018FFh to 001880h	128 B 0018FFh to 001880h
	Info D	128 B 00187Fh to 001800h	128 B 00187Fh to 001800h	128 B 00187Fh to 001800h
	BSL 3	512 B 0017FFh to 001600h	512 B 0017FFh to 001600h	512 B 0017FFh to 001600h
Bootloader (BSL) ⁽¹⁾	BSL 2	512 B 0015FFh to 001400h	512 B 0015FFh to 001400h	512 B 0015FFh to 001400h
memory (flash)	BSL 1	512 B 0013FFh to 001200h	512 B 0013FFh to 001200h	512 B 0013FFh to 001200h
	BSL 0	512 B 0011FFh to 001000h	512 B 0011FFh to 001000h	512 B 0011FFh to 001000h
Peripherals	Size	4KB 000FFFh to 000000h	4KB 000FFFh to 000000h	4KB 000FFFh to 000000h

⁽¹⁾ The BSL area contains a Texas Instruments provided BSL and cannot be modified.



6.5 Bootloader (BSL)

The BSL enables users to program the flash memory or RAM using a UART serial interface. Access to the device memory through the BSL is protected by an user-defined password. Use of the BSL requires four pins (see Table 6-3). BSL entry requires a specific entry sequence on the RST/NMI/SBWTDIO and TEST/SBWTCK pins. For a complete description of the features of the BSL and its implementation, see MSP430 Programming With the Bootloader (BSL). For further details on interfacing to development tools and device programmers, see the MSP430 Hardware Tools User's Guide.

Table 6-3. BSL Pin Requirements and Functions

DEVICE SIGNAL	BSL FUNCTION
RST/NMI/SBWTDIO	Entry sequence signal
TEST/SBWTCK	Entry sequence signal
P1.1	Data transmit
P1.2	Data receive
VCC	Power supply
VSS	Ground supply

6.6 JTAG Operation

6.6.1 JTAG Standard Interface

The MSP430 family supports the standard JTAG interface which requires four signals for sending and receiving data. The JTAG signals are shared with general-purpose I/O. The TEST/SBWTCK pin is used to enable the JTAG signals. In addition to these signals, the RST/NMI/SBWTDIO is required to interface with MSP430 development tools and device programmers. Table 6-4 lists the JTAG pin requirements. For a complete description of the features of the JTAG interface and its implementation, see MSP430 Programming With the JTAG Interface. For further details on interfacing to development tools and device programmers, see the MSP430 Hardware Tools User's Guide.

Table 6-4. JTAG Pin Requirements and Functions

DEVICE SIGNAL	DIRECTION	FUNCTION
PJ.3/TCK	IN	JTAG clock input
PJ.2/TMS	IN	JTAG state control
PJ.1/TDI/TCLK	IN	JTAG data input, TCLK input
PJ.0/TDO	OUT	JTAG data output
TEST/SBWTCK	IN	Enable JTAG pins
RST/NMI/SBWTDIO	IN	External reset
VCC		Power supply
VSS		Ground supply



6.6.2 Spy-Bi-Wire Interface

In addition to the standard JTAG interface, the MSP430 family supports the two wire Spy-Bi-Wire interface. Spy-Bi-Wire can be used to interface with MSP430 development tools and device programmers. Table 6-5 lists the Spy-Bi-Wire interface pin requirements. For a complete description of the features of the JTAG interface and its implementation, see *MSP430 Programming With the JTAG Interface*. For further details on interfacing to development tools and device programmers, see the *MSP430 Hardware Tools User's Guide*.

Table 6-5. Spy-Bi-Wire Pin Requirements and Functions

DEVICE SIGNAL	DIRECTION	FUNCTION
TEST/SBWTCK	IN	Spy-Bi-Wire clock input
RST/NMI/SBWTDIO	IN, OUT	Spy-Bi-Wire data input and output
VCC		Power supply
VSS		Ground supply

6.7 Flash Memory (Link to User's Guide)

The flash memory can be programmed through the JTAG port, Spy-Bi-Wire (SBW), the BSL, or in-system by the CPU. The CPU can perform single-byte, single-word, and long-word writes to the flash memory. Features of the flash memory include:

- Flash memory has n segments of main memory and four segments of information memory (A to D) of 128 bytes each. Each segment in main memory is 512 bytes in size.
- Segments 0 to n may be erased in one step, or each segment may be individually erased.
- Segments A to D can be erased individually. Segments A to D are also called information memory.
- Segment A can be locked separately.

6.8 RAM (Link to User's Guide)

The RAM is made up of n sectors. Each sector can be completely powered down to save leakage; however, all data are lost. Features of the RAM include:

- RAM has n sectors. The size of a sector can be found in Memory Organization.
- Each sector 0 to n can be complete disabled; however, data retention is lost.
- Each sector 0 to n automatically enters low power retention mode when possible.
- For Devices that contain USB memory, the USB memory can be used as normal RAM if USB is not required.



6.9 Peripherals

Peripherals are connected to the CPU through data, address, and control buses. Peripherals can be handled using all instructions. For complete module descriptions, see the MSP430F5xx and MSP430F6xx Family User's Guide.

6.9.1 Digital I/O (Link to User's Guide)

Up to ten 8-bit I/O ports are implemented: for 100-pin options, P1 through P10 are complete, and P11 contains three individual I/O ports. For 80-pin options, P1 through P7 are complete, P8 contains seven individual I/O ports, and P9 through P11 do not exist. Port PJ contains four individual I/O ports, common to all devices.

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt conditions is possible.
- Pullup or pulldown on all ports is programmable.
- Drive strength on all ports is programmable.
- Edge-selectable interrupt and LPM5 wake-up input capability is available for all bits of ports P1 and P2.
- Read and write access to port-control registers is supported by all instructions.
- Ports can be accessed byte-wise (P1 through P11) or word-wise in pairs (PA through PF).

6.9.2 Oscillator and System Clock (Link to User's Guide)

The clock system is supported by the Unified Clock System (UCS) module that includes support for a 32-kHz watch crystal oscillator (XT1 LF mode), an internal very-low-power low-frequency oscillator (VLO), an internal trimmed low-frequency oscillator (REFO), an integrated internal digitally controlled oscillator (DCO), and a high-frequency crystal oscillator (XT1 HF mode or XT2). The UCS module is designed to meet the requirements of both low system cost and low power consumption. The UCS module features digital frequency-locked loop (FLL) hardware that, in conjunction with a digital modulator, stabilizes the DCO frequency to a programmable multiple of the selected FLL reference frequency. The internal DCO provides a fast turnon clock source and stabilizes in less than 5 µs. The UCS module provides the following clock signals:

- Auxiliary clock (ACLK), sourced from a 32-kHz watch crystal, a high-frequency crystal, the internal low-frequency oscillator (VLO), the trimmed low-frequency oscillator (REFO), or the internal digitally controlled oscillator DCO.
- Main clock (MCLK), the system clock used by the CPU. MCLK can be sourced by same sources made available to ACLK.
- Sub-Main clock (SMCLK), the subsystem clock used by the peripheral modules. SMCLK can be sourced by same sources made available to ACLK.
- ACLK/n, the buffered output of ACLK, ACLK/2, ACLK/4, ACLK/8, ACLK/16, ACLK/32.

6.9.3 Power-Management Module (PMM) (Link to User's Guide)

The PMM includes an integrated voltage regulator that supplies the core voltage to the device and contains programmable output levels to provide for power optimization. The PMM also includes supply voltage supervisor (SVS) and supply voltage monitoring (SVM) circuitry, as well as brownout protection. The brownout circuit is implemented to provide the proper internal reset signal to the device during power-on and power-off. The SVS/SVM circuitry detects if the supply voltage drops below a user-selectable level and supports both supply voltage supervision (the device is automatically reset) and supply voltage monitoring (SVM, the device is not automatically reset). SVS and SVM circuitry is available on the primary supply and core supply.



6.9.4 Hardware Multiplier (Link to User's Guide)

The multiplication operation is supported by a dedicated peripheral module. The module performs operations with 32-, 24-, 16-, and 8-bit operands. The module supports signed and unsigned multiplication as well as signed and unsigned multiply-and-accumulate operations.

6.9.5 Real-Time Clock (RTC_A) (Link to User's Guide)

The RTC_A module can be used as a general-purpose 32-bit counter (counter mode) or as an integrated real-time clock (RTC) (calendar mode). In counter mode, the RTC_A also includes two independent 8-bit timers that can be cascaded to form a 16-bit timer/counter. Both timers can be read and written by software. Calendar mode integrates an internal calendar which compensates for months with less than 31 days and includes leap year correction. The RTC_A also supports flexible alarm functions and offset-calibration hardware.

6.9.6 Watchdog Timer (WDT_A) (Link to User's Guide)

The primary function of the WDT_A module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be configured as an interval timer and can generate interrupts at selected time intervals.



6.9.7 System Module (SYS) (Link to User's Guide)

The SYS module handles many of the system functions within the device. These include power-on reset and power-up clear handling, NMI source selection and management, reset interrupt vector generators, bootloader entry mechanisms, and configuration management (device descriptors) (see Table 6-6). The SYS module also includes a data exchange mechanism through JTAG called a JTAG mailbox that can be used in the application.

Table 6-6. System Module Interrupt Vector Registers

INTERRUPT VECTOR REGISTER	ADDRESS	INTERRUPT EVENT	VALUE	PRIORITY
		No interrupt pending	00h	
		Brownout (BOR)	02h	Highest
		RST/NMI (POR)	04h	
		PMMSWBOR (BOR)	06h	
		Reserved	08h	
		Security violation (BOR)	0Ah	
		SVSL (POR)	0Ch	
		SVSH (POR)	0Eh	
OVODOTIV. Ovote as Decet	04055	SVML_OVP (POR)	10h	
SYSRSTIV, System Reset	019Eh	SVMH_OVP (POR)	12h	
		PMMSWPOR (POR)	14h	
		WDT time-out (PUC)	16h	
		WDT password violation (PUC)	18h	
		KEYV flash password violation (PUC)	1Ah	
		Reserved	1Ch	
		Peripheral area fetch (PUC)	1Eh	
		PMM password violation (PUC)	20h	
		Reserved	22h to 3Eh	Lowest
		No interrupt pending	00h	
		SVMLIFG	02h	Highest
		SVMHIFG	04h	
		SVSMLDLYIFG	06h	
		SVSMHDLYIFG	08h	
SYSSNIV, System NMI	019Ch	VMAIFG	0Ah	
		JMBINIFG	0Ch	
		JMBOUTIFG	0Eh	
		SVMLVLRIFG	10h	
		SVMHVLRIFG	12h	
		Reserved	14h to 1Eh	Lowest
		No interrupt pending	00h	
		NMIIFG	02h	Highest
CVCLINIIV/ Lloor NIMI	01045	OFIFG	04h	
SYSUNIV, User NMI	019Ah	ACCVIFG	06h	
		Reserved	08h	
		Reserved	0Ah to 1Eh	Lowest



6.9.8 DMA Controller (Link to User's Guide)

The DMA controller allows movement of data from one memory address to another without CPU intervention. For example, the DMA controller can be used to move data from the ADC12_A conversion memory to RAM. Using the DMA controller can increase the throughput of peripheral modules. The DMA controller reduces system power consumption by allowing the CPU to remain in sleep mode, without having to awaken to move data to or from a peripheral. Table 6-7 lists the available triggers for DMA operation.

Table 6-7. DMA Trigger Assignments (1)

TD1005D		CHANNEL	
TRIGGER	0	1	2
0	DMAREQ	DMAREQ	DMAREQ
1	TA0CCR0 CCIFG	TA0CCR0 CCIFG	TA0CCR0 CCIFG
2	TA0CCR2 CCIFG	TA0CCR2 CCIFG	TA0CCR2 CCIFG
3	TA1CCR0 CCIFG	TA1CCR0 CCIFG	TA1CCR0 CCIFG
4	TA1CCR2 CCIFG	TA1CCR2 CCIFG	TA1CCR2 CCIFG
5	TB0CCR0 CCIFG	TB0CCR0 CCIFG	TB0CCR0 CCIFG
6	TB0CCR2 CCIFG	TB0CCR2 CCIFG	TB0CCR2 CCIFG
7	Reserved	Reserved	Reserved
8	Reserved	Reserved	Reserved
9	Reserved	Reserved	Reserved
10	Reserved	Reserved	Reserved
11	Reserved	Reserved	Reserved
12	Reserved	Reserved	Reserved
13	Reserved	Reserved	Reserved
14	Reserved	Reserved	Reserved
15	Reserved	Reserved	Reserved
16	UCA0RXIFG	UCA0RXIFG	UCA0RXIFG
17	UCA0TXIFG	UCA0TXIFG	UCA0TXIFG
18	UCB0RXIFG	UCB0RXIFG	UCB0RXIFG
19	UCB0TXIFG	UCB0TXIFG	UCB0TXIFG
20	UCA1RXIFG	UCA1RXIFG	UCA1RXIFG
21	UCA1TXIFG	UCA1TXIFG	UCA1TXIFG
22	UCB1RXIFG	UCB1RXIFG	UCB1RXIFG
23	UCB1TXIFG	UCB1TXIFG	UCB1TXIFG
24	ADC12IFGx	ADC12IFGx	ADC12IFGx
25	Reserved	Reserved	Reserved
26	Reserved	Reserved	Reserved
27	Reserved	Reserved	Reserved
28	Reserved	Reserved	Reserved
29	MPY ready	MPY ready	MPY ready
30	DMA2IFG	DMA0IFG	DMA1IFG
31	DMAE0	DMAE0	DMAE0

⁽¹⁾ Reserved DMA triggers may be used by other devices in the family. Reserved DMA triggers do not cause any DMA trigger event when selected.



6.9.9 Universal Serial Communication Interface (USCI) (Links to User's Guide: UART Mode, SPI Mode, FC Mode)

The USCI modules are used for serial data communication. The USCI module supports synchronous communication protocols such as SPI (3- or 4-pin) and I²C, and asynchronous communication protocols such as UART, enhanced UART with automatic baud-rate detection, and IrDA. Each USCI module contains two portions, A and B.

The USCI_An module provides support for SPI (3- or 4-pin), UART, enhanced UART, or IrDA.

The USCI_Bn module provides support for SPI (3- or 4-pin) or I²C.

The MSP430F5438, MSP430F5436, and MSP430F5419 include four complete USCI modules (n = 0 to 3). The MSP430F5437, MSP430F5435, and MSP430F5418 include two complete USCI modules (n = 0 to 1).

6.9.10 TA0 (Link to User's Guide)

TA0 is a 16-bit timer/counter (Timer_A type) with five capture/compare registers. TA0 can support multiple capture/compares, PWM outputs, and interval timing (see Table 6-8). TA0 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 6-8. TA0 Signal Connections

INPUT PIN	NUMBER	DEVICE	MODULE	MODULE	MODULE	DEVICE	OUTPUT PI	N NUMBER		
PZ	PN	INPUT SIGNAL	INPUT SIGNAL	BLOCK	OUTPUT SIGNAL	OUTPUT SIGNAL	PZ	PN		
17-P1.0	17-P1.0	TA0CLK	TACLK							
		ACLK	ACLK	T:	N/A	N/A				
		SMCLK	SMCLK	Timer	IN/A IN/A					
17-P1.0	17-P1.0	TA0CLK	TACLK							
18-P1.1	18-P1.1	TA0.0	CCI0A				18-P1.1	18-P1.1		
57-P8.0	60-P8.0	TA0.0	CCI0B				57-P8.0	60-P8.0		
		DV _{SS}	GND	CCR0	TA0	TA0	TA0	TA0.0	ADC12 (internal) ADC12SHSx = {1}	ADC12 (internal) ADC12SHSx = {1}
		DV_CC	V _{CC}							
19-P1.2	19-P1.2	TA0.1	CCI1A				19-P1.2	19-P1.2		
58-P8.1	61-P8.1	TA0.1	CCI1B	CCR1	TA1	TA0.1	58-P8.1	61-P8.1		
		DV_SS	GND	CCRI	IAI	TA0.1				
		DV_CC	V _{CC}							
20-P1.3	20-P1.3	TA0.2	CCI2A		TA2			20-P1.3	20-P1.3	
59-P8.2	62-P8.2	TA0.2	CCI2B	CCR2		TA0.2	59-P8.2	62-P8.2		
		DV_SS	GND		IAZ	1 AU.2				
		DV_CC	V _{CC}							
21-P1.4	21-P1.4	TA0.3	CCI3A				21-P1.4	21-P1.4		
60-P8.3	63-P8.3	TA0.3	CCI3B	CCR3	TA3	TA0.3	60-P8.3	63-P8.3		
		DV_SS	GND	CCRS	IAS	170.5				
		DV_CC	V _{CC}							
22-P1.5	22-P1.5	TA0.4	CCI4A				22-P1.5	22-P1.5		
61-P8.4	64-P8.4	TA0.4	CCI4B	CCR4	TA4	TA0.4	61-P8.4	64-P8.4		
		DV _{SS}	GND	CCK4	1 A4	1 AU.4				
		DV_CC	V _{CC}							



6.9.11 TA1 (Link to User's Guide)

TA1 is a 16-bit timer/counter (Timer_A type) with three capture/compare registers. TA1 can support multiple capture/compares, PWM outputs, and interval timing (see Table 6-9). TA1 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 6-9. TA1 Signal Connections

INPUT PIN	NUMBER	DEVICE	MODULE	MODULE	MODULE	DEVICE	OUTPUT PI	N NUMBER		
PZ	PN	INPUT SIGNAL	INPUT SIGNAL	BLOCK	OUTPUT SIGNAL	OUTPUT SIGNAL	PZ	PN		
25-P2.0	25-P2.0	TA1CLK	TACLK							
		ACLK	ACLK	T:	N1/A	N1/A				
		SMCLK	SMCLK	Timer	N/A	N/A				
25-P2.0	25-P2.0	TA1CLK	TACLK							
26-P2.1	26-P2.1	TA1.0	CCI0A					26-P2.1	26-P2.1	
65-P8.5	65-P8.5	TA1.0	CCI0B	0000	0000	CCDO	TA0	TA4.0	65-P8.5	65-P8.5
		DV _{SS}	GND	CCRU	CCR0 TA0	TA1.0				
		DV _{CC}	V _{CC}							
27-P2.2	27-P2.2	TA1.1	CCI1A	000/	0004				27-P2.2	27-P2.2
66-P8.6	66-P8.6	TA1.1	CCI1B			T. 4	TA4.4	66-P8.6	66-P8.6	
		DV _{SS}	GND	CCR1	TA1	TA1.1				
		DV _{CC}	V _{CC}							
28-P2.3	28-P2.3	TA1.2	CCI2A				28-P2.3	28-P2.3		
56-P7.3	59-P7.3	TA1.2	CCI2B	CCBa	TAG	TA4.0	56-P7.3	59-P7.3		
		DV _{SS}	GND	CCR2	TA2	TA1.2				
		DV _{CC}	V _{CC}							

Product Folder Links: MSP430F5438 MSP430F5437 MSP430F5436 MSP430F5435 MSP430F5419 MSP430F5418



6.9.12 TB0 (Link to User's Guide)

TB0 is a 16-bit timer/counter (Timer_B type) with seven capture/compare registers. TB0 can support multiple capture/compares, PWM outputs, and interval timing (see Table 6-10). TB0 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 6-10. TB0 Signal Connections

INPUT PIN	NUMBER	DEVICE	MODULE	MODULE	MODULE	DEVICE	OUTPUT PIN NUMBER	
PZ	PN	INPUT SIGNAL	INPUT SIGNAL	BLOCK	OUTPUT SIGNAL	OUTPUT SIGNAL	PZ	PN
50-P4.7	53-P4.7	TB0CLK	TBCLK					
		ACLK	ACLK	Timer	NI/A	N/A		
		SMCLK	SMCLK	rimer	N/A	IN/A		
50-P4.7	53-P4.7	TB0CLK	TBCLK					
43-P4.0	43-P4.0	TB0.0	CCI0A				43-P4.0	43-P4.0
43-P4.0	43-P4.0	TB0.0	CCI0B	CCR0	CCR0 TB0	TB0.0	ADC12 (internal) ADC12SHSx = {2}	ADC12 (internal) ADC12SHSx = {2}
		DV _{SS}	GND					
		DV _{CC}	V _{CC}					
44-P4.1	44-P4.1	TB0.1	CCI1A				44-P4.1	44-P4.1
44-P4.1	44-P4.1	TB0.1	CCI1B	CCR1 TB1	TB1	TB0.1	ADC12 (internal) ADC12SHSx = {3}	ADC12 (internal) ADC12SHSx = {3}
		DV _{SS}	GND					
		DV _{CC}	V _{CC}					
45-P4.2	45-P4.2	TB0.2	CCI2A			TB0.2	45-P4.2	45-P4.2
45-P4.2	45-P4.2	TB0.2	CCI2B	CCR2	TB2			
		DV _{SS}	GND	CCRZ	I DZ			
		DV _{CC}	V _{CC}					
46-P4.3	46-P4.3	TB0.3	CCI3A			TD2 TD22	46-P4.3	46-P4.3
46-P4.3	46-P4.3	TB0.3	CCI3B	CCR3	TB3			
		DV _{SS}	GND	CCRS	100	TB0.3		
		DV _{CC}	V _{CC}					
47-P4.4	47-P4.4	TB0.4	CCI4A				47-P4.4	47-P4.4
47-P4.4	47-P4.4	TB0.4	CCI4B	CCD4	TB4	TB0.4		
		DV _{SS}	GND	CCR4	104	100.4		
		DV _{CC}	V _{CC}					
48-P4.5	48-P4.5	TB0.5	CCI5A				48-P4.5	48-P4.5
48-P4.5	48-P4.5	TB0.5	CCI5B	CCDE	TDE	TDO F		
		DV _{SS}	GND	CCR5	TB5	TB0.5		
		DV _{CC}	V _{CC}					
49-P4.6	52-P4.6	TB0.6	CCI6A				49-P4.6	52-P4.6
		ACLK (internal)	CCI6B	CCR6	TB6	TB0.6		
		DV _{SS}	GND					
		DV _{CC}	V _{CC}					



6.9.13 ADC12_A (Link to User's Guide)

The ADC12_A module supports fast 12-bit analog-to-digital conversions. The module implements a 12-bit SAR core, sample select control, reference generator, and a 16-word conversion-and-control buffer. The conversion-and-control buffer allows up to 16 independent ADC samples to be converted and stored without any CPU intervention.

6.9.14 CRC16 (Link to User's Guide)

The CRC16 module produces a signature based on a sequence of entered data values and can be used for data checking purposes. The CRC16 module signature is based on the CRC-CCITT standard.

6.9.15 Embedded Emulation Module (EEM) (L Version) (Link to User's Guide)

The EEM supports real-time in-system debugging. The L version of the EEM has the following features:

- Eight hardware triggers or breakpoints on memory access
- Two hardware trigger or breakpoint on CPU register write access
- Up to ten hardware triggers can be combined to form complex triggers or breakpoints
- Two cycle counters
- Sequencer
- State storage
- Clock control on module level



6.9.16 Peripheral File Map

Table 6-11 lists the base register address for each supported peripheral.

Table 6-11. Peripherals

MODULE NAME	BASE ADDRESS	OFFSET ADDRESS RANGE
Special Functions (see Table 6-12)	0100h	000h to 01Fh
PMM (see Table 6-13)	0120h	000h to 00Fh
Flash Control (see Table 6-14)	0140h	000h to 00Fh
CRC16 (see Table 6-15)	0150h	000h to 007h
RAM Control (see Table 6-16)	0158h	000h to 001h
Watchdog (see Table 6-17)	015Ch	000h to 001h
UCS (see Table 6-18)	0160h	000h to 01Fh
SYS (see Table 6-19)	0180h	000h to 01Fh
Port P1, P2 (see Table 6-20)	0200h	000h to 01Fh
Port P3, P4 (see Table 6-21)	0220h	000h to 00Bh
Port P5, P6 (see Table 6-22)	0240h	000h to 00Bh
Port P7, P8 (see Table 6-23)	0260h	000h to 00Bh
Port P9, P10 (see Table 6-24) ⁽¹⁾	0280h	000h to 00Bh
Port P11 (see Table 6-25) ⁽¹⁾	02A0h	000h to 00Ah
Port PJ (see Table 6-26)	0320h	000h to 01Fh
TA0 (see Table 6-27)	0340h	000h to 02Eh
TA1 (see Table 6-28)	0380h	000h to 02Eh
TB0 (see Table 6-29)	03C0h	000h to 02Eh
Real-Time Clock (RTC_A) (see Table 6-30)	04A0h	000h to 01Bh
32-Bit Hardware Multiplier (see Table 6-31)	04C0h	000h to 02Fh
DMA General Control (see Table 6-32)	0500h	000h to 00Fh
DMA Channel 0 (see Table 6-32)	0510h	000h to 00Ah
DMA Channel 1 (see Table 6-32)	0520h	000h to 00Ah
DMA Channel 2 (see Table 6-32)	0530h	000h to 00Ah
USCI_A0 (see Table 6-33)	05C0h	000h to 01Fh
USCI_B0 (see Table 6-34)	05E0h	000h to 01Fh
USCI_A1 (see Table 6-35)	0600h	000h to 01Fh
USCI_B1 (see Table 6-36)	0620h	000h to 01Fh
USCI_A2 (see Table 6-37) ⁽¹⁾	0640h	000h to 01Fh
USCI_B2 (see Table 6-38) ⁽¹⁾	0660h	000h to 01Fh
USCI_A3 (see Table 6-39) ⁽¹⁾	0680h	000h to 01Fh
USCI_B3 (see Table 6-40) ⁽¹⁾	06A0h	000h to 01Fh
ADC12_A (see Table 6-41)	0700h	000h to 03Eh

⁽¹⁾ Not available on F5437, F5435, F5418 devices



Table 6-12. Special Function Registers (Base Address: 0100h)

REGISTER DESCRIPTION	REGISTER	OFFSET
SFR interrupt enable	SFRIE1	00h
SFR interrupt flag	SFRIFG1	02h
SFR reset pin control	SFRRPCR	04h

Table 6-13. PMM Registers (Base Address: 0120h)

REGISTER DESCRIPTION	REGISTER	OFFSET
PMM control 0	PMMCTL0	00h
PMM control 1	PMMCTL1	02h
SVS high-side control	SVSMHCTL	04h
SVS low-side control	SVSMLCTL	06h
PMM interrupt flags	PMMIFG	0Ch
PMM interrupt enable	PMMIE	0Eh

Table 6-14. Flash Control Registers (Base Address: 0140h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Flash control 1	FCTL1	00h
Flash control 3	FCTL3	04h
Flash control 4	FCTL4	06h

Table 6-15. CRC16 Registers (Base Address: 0150h)

REGISTER DESCRIPTION	REGISTER	OFFSET
CRC data input	CRC16DI	00h
CRC result	CRC16INIRES	04h

Table 6-16. RAM Control Registers (Base Address: 0158h)

REGISTER DESCRIPTION	REGISTER	OFFSET
RAM control 0	RCCTL0	00h

Table 6-17. Watchdog Registers (Base Address: 015Ch)

REGISTER DESCRIPTION	REGISTER	OFFSET
Watchdog timer control	WDTCTL	00h

Table 6-18. UCS Registers (Base Address: 0160h)

REGISTER DESCRIPTION	REGISTER	OFFSET
UCS control 0	UCSCTL0	00h
UCS control 1	UCSCTL1	02h
UCS control 2	UCSCTL2	04h
UCS control 3	UCSCTL3	06h
UCS control 4	UCSCTL4	08h
UCS control 5	UCSCTL5	0Ah
UCS control 6	UCSCTL6	0Ch
UCS control 7	UCSCTL7	0Eh
UCS control 8	UCSCTL8	10h



Table 6-19. SYS Registers (Base Address: 0180h)

REGISTER DESCRIPTION	REGISTER	OFFSET
System control	SYSCTL	00h
Bootloader configuration area	SYSBSLC	02h
JTAG mailbox control	SYSJMBC	06h
JTAG mailbox input 0	SYSJMBI0	08h
JTAG mailbox input 1	SYSJMBI1	0Ah
JTAG mailbox output 0	SYSJMBO0	0Ch
JTAG mailbox output 1	SYSJMBO1	0Eh
Bus Error vector generator	SYSBERRIV	18h
User NMI vector generator	SYSUNIV	1Ah
System NMI vector generator	SYSSNIV	1Ch
Reset vector generator	SYSRSTIV	1Eh

Table 6-20. Port P1, P2 Registers (Base Address: 0200h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P1 input	P1IN	00h
Port P1 output	P1OUT	02h
Port P1 direction	P1DIR	04h
Port P1 resistor enable	P1REN	06h
Port P1 drive strength	P1DS	08h
Port P1 selection	P1SEL	0Ah
Port P1 interrupt vector word	P1IV	0Eh
Port P1 interrupt edge select	P1IES	18h
Port P1 interrupt enable	P1IE	1Ah
Port P1 interrupt flag	P1IFG	1Ch
Port P2 input	P2IN	01h
Port P2 output	P2OUT	03h
Port P2 direction	P2DIR	05h
Port P2 resistor enable	P2REN	07h
Port P2 drive strength	P2DS	09h
Port P2 selection	P2SEL	0Bh
Port P2 interrupt vector word	P2IV	1Eh
Port P2 interrupt edge select	P2IES	19h
Port P2 interrupt enable	P2IE	1Bh
Port P2 interrupt flag	P2IFG	1Dh



Table 6-21. Port P3, P4 Registers (Base Address: 0220h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P3 input	P3IN	00h
Port P3 output	P3OUT	02h
Port P3 direction	P3DIR	04h
Port P3 resistor enable	P3REN	06h
Port P3 drive strength	P3DS	08h
Port P3 selection	P3SEL	0Ah
Port P4 input	P4IN	01h
Port P4 output	P4OUT	03h
Port P4 direction	P4DIR	05h
Port P4 resistor enable	P4REN	07h
Port P4 drive strength	P4DS	09h
Port P4 selection	P4SEL	0Bh

Table 6-22. Port P5, P6 Registers (Base Address: 0240h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P5 input	P5IN	00h
Port P5 output	P5OUT	02h
Port P5 direction	P5DIR	04h
Port P5 resistor enable	P5REN	06h
Port P5 drive strength	P5DS	08h
Port P5 selection	P5SEL	0Ah
Port P6 input	P6IN	01h
Port P6 output	P6OUT	03h
Port P6 direction	P6DIR	05h
Port P6 resistor enable	P6REN	07h
Port P6 drive strength	P6DS	09h
Port P6 selection	P6SEL	0Bh

Table 6-23. Port P7, P8 Registers (Base Address: 0260h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P7 input	P7IN	00h
Port P7 output	P7OUT	02h
Port P7 direction	P7DIR	04h
Port P7 resistor enable	P7REN	06h
Port P7 drive strength	P7DS	08h
Port P7 selection	P7SEL	0Ah
Port P8 input	P8IN	01h
Port P8 output	P8OUT	03h
Port P8 direction	P8DIR	05h
Port P8 resistor enable	P8REN	07h
Port P8 drive strength	P8DS	09h
Port P8 selection	P8SEL	0Bh



Table 6-24. Port P9, P10 Registers (Base Address: 0280h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P9 input	P9IN	00h
Port P9 output	P9OUT	02h
Port P9 direction	P9DIR	04h
Port P9 resistor enable	P9REN	06h
Port P9 drive strength	P9DS	08h
Port P9 selection	P9SEL	0Ah
Port P10 input	P10IN	01h
Port P10 output	P10OUT	03h
Port P10 direction	P10DIR	05h
Port P10 resistor enable	P10REN	07h
Port P10 drive strength	P10DS	09h
Port P10 selection	P10SEL	0Bh

Table 6-25. Port P11 Registers (Base Address: 02A0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P11 input	P11IN	00h
Port P11 output	P11OUT	02h
Port P11 direction	P11DIR	04h
Port P11 resistor enable	P11REN	06h
Port P11 drive strength	P11DS	08h
Port P11 selection	P11SEL	0Ah

Table 6-26. Port J Registers (Base Address: 0320h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port PJ input	PJIN	00h
Port PJ output	PJOUT	02h
Port PJ direction	PJDIR	04h
Port PJ resistor enable	PJREN	06h
Port PJ drive strength	PJDS	08h

Table 6-27. TA0 Registers (Base Address: 0340h)

REGISTER DESCRIPTION	REGISTER	OFFSET
TA0 control	TA0CTL	00h
Capture/compare control 0	TA0CCTL0	02h
Capture/compare control 1	TA0CCTL1	04h
Capture/compare control 2	TA0CCTL2	06h
Capture/compare control 3	TA0CCTL3	08h
Capture/compare control 4	TA0CCTL4	0Ah
TA0 counter	TA0R	10h
Capture/compare 0	TA0CCR0	12h
Capture/compare 1	TA0CCR1	14h
Capture/compare 2	TA0CCR2	16h
Capture/compare 3	TA0CCR3	18h
Capture/compare 4	TA0CCR4	1Ah
TA0 expansion 0	TA0EX0	20h
TA0 interrupt vector	TAOIV	2Eh



Table 6-28. TA1 Registers (Base Address: 0380h)

REGISTER DESCRIPTION	REGISTER	OFFSET
TA1 control	TA1CTL	00h
Capture/compare control 0	TA1CCTL0	02h
Capture/compare control 1	TA1CCTL1	04h
Capture/compare control 2	TA1CCTL2	06h
TA1 counter	TA1R	10h
Capture/compare 0	TA1CCR0	12h
Capture/compare 1	TA1CCR1	14h
Capture/compare 2	TA1CCR2	16h
TA1 expansion 0	TA1EX0	20h
TA1 interrupt vector	TA1IV	2Eh

Table 6-29. TB0 Registers (Base Address: 03C0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
TB0 control	TB0CTL	00h
Capture/compare control 0	TB0CCTL0	02h
Capture/compare control 1	TB0CCTL1	04h
Capture/compare control 2	TB0CCTL2	06h
Capture/compare control 3	TB0CCTL3	08h
Capture/compare control 4	TB0CCTL4	0Ah
Capture/compare control 5	TB0CCTL5	0Ch
Capture/compare control 6	TB0CCTL6	0Eh
TB0 counter	TB0R	10h
Capture/compare 0	TB0CCR0	12h
Capture/compare 1	TB0CCR1	14h
Capture/compare 2	TB0CCR2	16h
Capture/compare 3	TB0CCR3	18h
Capture/compare 4	TB0CCR4	1Ah
Capture/compare 5	TB0CCR5	1Ch
Capture/compare 6	TB0CCR6	1Eh
TB0 expansion 0	TB0EX0	20h
TB0 interrupt vector	TB0IV	2Eh



Table 6-30. Real-Time Clock Registers (Base Address: 04A0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
RTC control 0	RTCCTL0	00h
RTC control 1	RTCCTL1	01h
RTC control 2	RTCCTL2	02h
RTC control 3	RTCCTL3	03h
RTC prescaler 0 control	RTCPS0CTL	08h
RTC prescaler 1 control	RTCPS1CTL	0Ah
RTC prescaler 0	RTCPS0	0Ch
RTC prescaler 1	RTCPS1	0Dh
RTC interrupt vector word	RTCIV	0Eh
RTC seconds/counter 1	RTCSEC/RTCNT1	10h
RTC minutes/counter 2	RTCMIN/RTCNT2	11h
RTC hours/counter 3	RTCHOUR/RTCNT3	12h
RTC day of week/counter 4	RTCDOW/RTCNT4	13h
RTC days	RTCDAY	14h
RTC month	RTCMON	15h
RTC year low	RTCYEARL	16h
RTC year high	RTCYEARH	17h
RTC alarm minutes	RTCAMIN	18h
RTC alarm hours	RTCAHOUR	19h
RTC alarm day of week	RTCADOW	1Ah
RTC alarm days	RTCADAY	1Bh



Table 6-31. 32-Bit Hardware Multiplier Registers (Base Address: 04C0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
16-bit operand 1 – multiply	MPY	00h
16-bit operand 1 – signed multiply	MPYS	02h
16-bit operand 1 – multiply accumulate	MAC	04h
16-bit operand 1 – signed multiply accumulate	MACS	06h
16-bit operand 2	OP2	08h
16 x 16 result low word	RESLO	0Ah
16 x 16 result high word	RESHI	0Ch
16 x 16 sum extension	SUMEXT	0Eh
32-bit operand 1 – multiply low word	MPY32L	10h
32-bit operand 1 – multiply high word	MPY32H	12h
32-bit operand 1 – signed multiply low word	MPYS32L	14h
32-bit operand 1 – signed multiply high word	MPYS32H	16h
32-bit operand 1 – multiply accumulate low word	MAC32L	18h
32-bit operand 1 – multiply accumulate high word	MAC32H	1Ah
32-bit operand 1 – signed multiply accumulate low word	MACS32L	1Ch
32-bit operand 1 – signed multiply accumulate high word	MACS32H	1Eh
32-bit operand 2 – low word	OP2L	20h
32-bit operand 2 – high word	OP2H	22h
32 x 32 result 0 – least significant word	RES0	24h
32 x 32 result 1	RES1	26h
32 x 32 result 2	RES2	28h
32 x 32 result 3 – most significant word	RES3	2Ah
MPY32 control 0	MPY32CTL0	2Ch



Table 6-32. DMA Registers (Base Address DMA General Control: 0500h, DMA Channel 0: 0510h, DMA Channel 1: 0520h, DMA Channel 2: 0530h)

REGISTER DESCRIPTION	REGISTER	OFFSET
DMA channel 0 control	DMA0CTL	00h
DMA channel 0 source address low	DMA0SAL	02h
DMA channel 0 source address high	DMA0SAH	04h
DMA channel 0 destination address low	DMA0DAL	06h
DMA channel 0 destination address high	DMA0DAH	08h
DMA channel 0 transfer size	DMA0SZ	0Ah
DMA channel 1 control	DMA1CTL	00h
DMA channel 1 source address low	DMA1SAL	02h
DMA channel 1 source address high	DMA1SAH	04h
DMA channel 1 destination address low	DMA1DAL	06h
DMA channel 1 destination address high	DMA1DAH	08h
DMA channel 1 transfer size	DMA1SZ	0Ah
DMA channel 2 control	DMA2CTL	00h
DMA channel 2 source address low	DMA2SAL	02h
DMA channel 2 source address high	DMA2SAH	04h
DMA channel 2 destination address low	DMA2DAL	06h
DMA channel 2 destination address high	DMA2DAH	08h
DMA channel 2 transfer size	DMA2SZ	0Ah
DMA module control 0	DMACTL0	00h
DMA module control 1	DMACTL1	02h
DMA module control 2	DMACTL2	04h
DMA module control 3	DMACTL3	06h
DMA module control 4	DMACTL4	08h
DMA interrupt vector	DMAIV	0Eh

Table 6-33. USCI_A0 Registers (Base Address: 05C0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
USCI control 1	UCA0CTL1	00h
USCI control 0	UCA0CTL0	01h
USCI baud rate 0	UCA0BR0	06h
USCI baud rate 1	UCA0BR1	07h
USCI modulation control	UCA0MCTL	08h
USCI status	UCA0STAT	0Ah
USCI receive buffer	UCA0RXBUF	0Ch
USCI transmit buffer	UCA0TXBUF	0Eh
USCI LIN control	UCA0ABCTL	10h
USCI IrDA transmit control	UCA0IRTCTL	12h
USCI IrDA receive control	UCA0IRRCTL	13h
USCI interrupt enable	UCA0IE	1Ch
USCI interrupt flags	UCA0IFG	1Dh
USCI interrupt vector word	UCA0IV	1Eh



Table 6-34. USCI_B0 Registers (Base Address: 05E0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
USCI synchronous control 1	UCB0CTL1	00h
USCI synchronous control 0	UCB0CTL0	01h
USCI synchronous bit rate 0	UCB0BR0	06h
USCI synchronous bit rate 1	UCB0BR1	07h
USCI synchronous status	UCB0STAT	0Ah
USCI synchronous receive buffer	UCB0RXBUF	0Ch
USCI synchronous transmit buffer	UCB0TXBUF	0Eh
USCI I2C own address	UCB0I2COA	10h
USCI I2C slave address	UCB0I2CSA	12h
USCI interrupt enable	UCB0IE	1Ch
USCI interrupt flags	UCB0IFG	1Dh
USCI interrupt vector word	UCB0IV	1Eh

Table 6-35. USCI_A1 Registers (Base Address: 0600h)

REGISTER DESCRIPTION	REGISTER	OFFSET
USCI control 1	UCA1CTL1	00h
USCI control 0	UCA1CTL0	01h
USCI baud rate 0	UCA1BR0	06h
USCI baud rate 1	UCA1BR1	07h
USCI modulation control	UCA1MCTL	08h
USCI status	UCA1STAT	0Ah
USCI receive buffer	UCA1RXBUF	0Ch
USCI transmit buffer	UCA1TXBUF	0Eh
USCI LIN control	UCA1ABCTL	10h
USCI IrDA transmit control	UCA1IRTCTL	12h
USCI IrDA receive control	UCA1IRRCTL	13h
USCI interrupt enable	UCA1IE	1Ch
USCI interrupt flags	UCA1IFG	1Dh
USCI interrupt vector word	UCA1IV	1Eh



Table 6-36. USCI_B1 Registers (Base Address: 0620h)

REGISTER DESCRIPTION	REGISTER	OFFSET
USCI synchronous control 1	UCB1CTL1	00h
USCI synchronous control 0	UCB1CTL0	01h
USCI synchronous bit rate 0	UCB1BR0	06h
USCI synchronous bit rate 1	UCB1BR1	07h
USCI synchronous status	UCB1STAT	0Ah
USCI synchronous receive buffer	UCB1RXBUF	0Ch
USCI synchronous transmit buffer	UCB1TXBUF	0Eh
USCI I2C own address	UCB1I2COA	10h
USCI I2C slave address	UCB1I2CSA	12h
USCI interrupt enable	UCB1IE	1Ch
USCI interrupt flags	UCB1IFG	1Dh
USCI interrupt vector word	UCB1IV	1Eh

Table 6-37. USCI_A2 Registers (Base Address: 0640h)

REGISTER DESCRIPTION	REGISTER	OFFSET
USCI control 1	UCA2CTL1	00h
USCI control 0	UCA2CTL0	01h
USCI baud rate 0	UCA2BR0	06h
USCI baud rate 1	UCA2BR1	07h
USCI modulation control	UCA2MCTL	08h
USCI status	UCA2STAT	0Ah
USCI receive buffer	UCA2RXBUF	0Ch
USCI transmit buffer	UCA2TXBUF	0Eh
USCI LIN control	UCA2ABCTL	10h
USCI IrDA transmit control	UCA2IRTCTL	12h
USCI IrDA receive control	UCA2IRRCTL	13h
USCI interrupt enable	UCA2IE	1Ch
USCI interrupt flags	UCA2IFG	1Dh
USCI interrupt vector word	UCA2IV	1Eh



Table 6-38. USCI_B2 Registers (Base Address: 0660h)

REGISTER DESCRIPTION	REGISTER	OFFSET
USCI synchronous control 1	UCB2CTL1	00h
USCI synchronous control 0	UCB2CTL0	01h
USCI synchronous bit rate 0	UCB2BR0	06h
USCI synchronous bit rate 1	UCB2BR1	07h
USCI synchronous status	UCB2STAT	0Ah
USCI synchronous receive buffer	UCB2RXBUF	0Ch
USCI synchronous transmit buffer	UCB2TXBUF	0Eh
USCI I2C own address	UCB2I2COA	10h
USCI I2C slave address	UCB2I2CSA	12h
USCI interrupt enable	UCB2IE	1Ch
USCI interrupt flags	UCB2IFG	1Dh
USCI interrupt vector word	UCB2IV	1Eh

Table 6-39. USCI_A3 Registers (Base Address: 0680h)

REGISTER DESCRIPTION	REGISTER	OFFSET
USCI control 1	UCA3CTL1	00h
USCI control 0	UCA3CTL0	01h
USCI baud rate 0	UCA3BR0	06h
USCI baud rate 1	UCA3BR1	07h
USCI modulation control	UCA3MCTL	08h
USCI status	UCA3STAT	0Ah
USCI receive buffer	UCA3RXBUF	0Ch
USCI transmit buffer	UCA3TXBUF	0Eh
USCI LIN control	UCA3ABCTL	10h
USCI IrDA transmit control	UCA3IRTCTL	12h
USCI IrDA receive control	UCA3IRRCTL	13h
USCI interrupt enable	UCA3IE	1Ch
USCI interrupt flags	UCA3IFG	1Dh
USCI interrupt vector word	UCA3IV	1Eh

Table 6-40. USCI_B3 Registers (Base Address: 06A0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
USCI synchronous control 1	UCB3CTL1	00h
USCI synchronous control 0	UCB3CTL0	01h
USCI synchronous bit rate 0	UCB3BR0	06h
USCI synchronous bit rate 1	UCB3BR1	07h
USCI synchronous status	UCB3STAT	0Ah
USCI synchronous receive buffer	UCB3RXBUF	0Ch
USCI synchronous transmit buffer	UCB3TXBUF	0Eh
USCI I2C own address	UCB3I2COA	10h
USCI I2C slave address	UCB3I2CSA	12h
USCI interrupt enable	UCB3IE	1Ch
USCI interrupt flags	UCB3IFG	1Dh
USCI interrupt vector word	UCB3IV	1Eh



Table 6-41. ADC12_A Registers (Base Address: 0700h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Control 0	ADC12CTL0	00h
Control 1	ADC12CTL1	02h
Control 2	ADC12CTL2	04h
Interrupt flag	ADC12IFG	0Ah
Interrupt enable	ADC12IE	0Ch
Interrupt vector word	ADC12IV	0Eh
ADC memory control 0	ADC12MCTL0	10h
ADC memory control 1	ADC12MCTL1	11h
ADC memory control 2	ADC12MCTL2	12h
ADC memory control 3	ADC12MCTL3	13h
ADC memory control 4	ADC12MCTL4	14h
ADC memory control 5	ADC12MCTL5	15h
ADC memory control 6	ADC12MCTL6	16h
ADC memory control 7	ADC12MCTL7	17h
ADC memory control 8	ADC12MCTL8	18h
ADC memory control 9	ADC12MCTL9	19h
ADC memory control 10	ADC12MCTL10	1Ah
ADC memory control 11	ADC12MCTL11	1Bh
ADC memory control 12	ADC12MCTL12	1Ch
ADC memory control 13	ADC12MCTL13	1Dh
ADC memory control 14	ADC12MCTL14	1Eh
ADC memory control 15	ADC12MCTL15	1Fh
Conversion memory 0	ADC12MEM0	20h
Conversion memory 1	ADC12MEM1	22h
Conversion memory 2	ADC12MEM2	24h
Conversion memory 3	ADC12MEM3	26h
Conversion memory 4	ADC12MEM4	28h
Conversion memory 5	ADC12MEM5	2Ah
Conversion memory 6	ADC12MEM6	2Ch
Conversion memory 7	ADC12MEM7	2Eh
Conversion memory 8	ADC12MEM8	30h
Conversion memory 9	ADC12MEM9	32h
Conversion memory 10	ADC12MEM10	34h
Conversion memory 11	ADC12MEM11	36h
Conversion memory 12	ADC12MEM12	38h
Conversion memory 13	ADC12MEM13	3Ah
Conversion memory 14	ADC12MEM14	3Ch
Conversion memory 15	ADC12MEM15	3Eh



6.10 Input/Output Diagrams

6.10.1 Port P1, P1.0 to P1.7, Input/Output With Schmitt Trigger

Figure 6-2 shows the port diagram. Table 6-42 summarizes the selection of the pin function.




Figure 6-2. Port P1 (P1.0 to P1.7) Diagram



Table 6-42. Port P1 (P1.0 to P1.7) Pin Functions

DIN NAME (D4 w)		FUNCTION	CONTROL BITS OR SIGNALS		
PIN NAME (P1.x)	PIN NAME (P1.x) x FUNCTION	FUNCTION	P1DIR.x	P1SEL.x	
		P1.0 (I/O)	I: 0; O: 1	0	
P1.0/TA0CLK/ACLK	0	TA0.TA0CLK	0	1	
		ACLK	1	1	
		P1.1 (I/O)	I: 0; O: 1	0	
P1.1/TA0.0	1	TA0.CCI0A	0	1	
		TA0.0	1	1	
		P1.2 (I/O)	I: 0; O: 1	0	
P1.2/TA0.1	2	TA0.CCI1A	0	1	
		TA0.1	1	1	
		P1.3 (I/O)	I: 0; O: 1	0	
P1.3/TA0.2	3	TA0.CCI2A	0	1	
		TA0.2	1	1	
	4	P1.4 (I/O)	I: 0; O: 1	0	
P1.4/TA0.3		TA0.CCI3A	0	1	
		TA0.3	1	1	
		P1.5 (I/O)	I: 0; O: 1	0	
P1.5/TA0.4	5	TA0.CCI4A	0	1	
		TA0.4	1	1	
D4 0/01/01/4	6	P1.6 (I/O)	I: 0; O: 1	0	
P1.6/SMCLK		SMCLK	1	1	
P1.7	7	P1.7 (I/O)	I: 0; O: 1	0	



6.10.2 Port P2, P2.0 to P2.7, Input/Output With Schmitt Trigger

Figure 6-3 shows the port diagram. Table 6-43 summarizes the selection of the pin function.




Figure 6-3. Port P2 (P2.0 to P2.7) Diagram



Table 6-43. Port P2 (P2.0 to P2.7) Pin Functions

DIN NAME (D2 v)		FUNCTION	CONTROL BITS OR SIGNALS		
PIN NAME (P2.x)	PIN NAME (P2.x) x FUNCTION	P2DIR.x	P2SEL.x		
	0	P2.0 (I/O)	I: 0; O: 1	0	
P2.0/TA1CLK/MCLK		TA1CLK	0	1	
		MCLK	1	1	
		P2.1 (I/O)	I: 0; O: 1	0	
P2.1/TA1.0	1	TA1.CCI0A	0	1	
		TA1.0	1	1	
		P2.2 (I/O)	I: 0; O: 1	0	
P2.2/TA1.1	2	TA1.CCI1A	0	1	
		TA1.1	1	1	
		P2.3 (I/O)	I: 0; O: 1	0	
P2.3/TA1.2	3	TA1.CCI2A	0	1	
		TA1.2	1	1	
DO A/DTOOLK		P2.4 (I/O)	I: 0; O: 1	0	
P2.4/RTCCLK	4	RTCCLK	1	1	
P2.5	5	P2.5 (I/O	I: 0; O: 1	0	
D0 0/4 01 1/		P2.6 (I/O)	I: 0; O: 1	0	
P2.6/ACLK	6	ACLK	1	1	
	7	P2.7 (I/O)	I: 0; O: 1	0	
P2.7/ADC12CLK/DMAE0		DMAE0	0	1	
		ADC12CLK	1	1	



6.10.3 Port P3, P3.0 to P3.7, Input/Output With Schmitt Trigger

Figure 6-4 shows the port diagram. Table 6-44 summarizes the selection of the pin function.




Figure 6-4. Port P3 (P3.0 to P3.7) Diagram

Table 6-44. Port P3 (P3.0 to P3.7) Pin Functions

PIN NAME (P3.x)	x	FUNCTION	CONTROL BITS	CONTROL BITS OR SIGNALS ⁽¹⁾	
			P3DIR.x	P3SEL.x	
P3.0/UCB0STE/UCA0CLK	0	P3.0 (I/O)	l: 0; O: 1	0	
		UCB0STE/UCA0CLK ⁽²⁾ (3)	X	1	
P3.1/UCB0SIMO/UCB0SDA	1	P3.1 (I/O)	l: 0; O: 1	0	
		UCB0SIMO/UCB0SDA(2)(4)	X	1	
P3.2/UCB0SOMI/UCB0SCL	2	P3.2 (I/O)	l: 0; O: 1	0	
		UCB0SOMI/UCB0SCL (2) (4)	X	1	
P3.3/UCB0CLK/UCA0STE	3	P3.3 (I/O)	l: 0; O: 1	0	
		UCB0CLK/UCA0STE (2)	X	1	
P3.4/UCA0TXD/UCA0SIMO	4	P3.4 (I/O)	l: 0; O: 1	0	
		UCA0TXD/UCA0SIMO(2)	X	1	
P3.5/UCA0RXD/UCA0SOMI	5	P3.5 (I/O)	l: 0; O: 1	0	
		UCA0RXD/UCA0SOMI(2)	X	1	
P3.6/UCB1STE/UCA1CLK	6	P3.6 (I/O)	l: 0; O: 1	0	
		UCB1STE/UCA1CLK ^{(2) (5)}	X	1	
P3.7/UCB1SIMO/UCB1SDA	7	P3.7 (I/O)	l: 0; O: 1	0	
		UCB1SIMO/UCB1SDA(2)(4)	X	1	

⁽¹⁾ X = Don't care

⁽²⁾ The pin direction is controlled by the USCI module.

⁽³⁾ UCAOCLK function takes precedence over UCBOSTE function. If the pin is required as UCAOCLK input or output, USCI B0 is forced to 3-wire SPI mode if 4-wire SPI mode is selected.

⁽⁴⁾ If the I2C functionality is selected, the output drives only the logical 0 to V_{SS} level.

⁽⁵⁾ UCA1CLK function takes precedence over UCB1STE function. If the pin is required as UCA1CLK input or output, USCI B1 is forced to 3-wire SPI mode if 4-wire SPI mode is selected.



6.10.4 Port P4, P4.0 to P4.7, Input/Output With Schmitt Trigger

Figure 6-5 shows the port diagram. Table 6-45 summarizes the selection of the pin function.




Figure 6-5. Port P4 (P4.0 to P4.7) Diagram



Table 6-45. Port P4 (P4.0 to P4.7) Pin Functions

DINI NIAME (D.C.)		FUNCTION	CONTROL BITS	CONTROL BITS OR SIGNALS		
PIN NAME (P4.x)	X		P4DIR.x	P4SEL.x		
		4.0 (I/O)	I: 0; O: 1	0		
P4.0/TB0.0	0	TB0.CCI0A and TB0.CCI0B	0	1		
		TB0.0 ⁽¹⁾	1	1		
		4.1 (I/O)	I: 0; O: 1	0		
P4.1/TB0.1	1	TB0.CCI1A and TB0.CCI1B	0	1		
		TB0.1 ⁽¹⁾	1	1		
		4.2 (I/O)	I: 0; O: 1	0		
P4.2/TB0.2	2	TB0.CCI2A and TB0.CCI2B	0	1		
		TB0.2 ⁽¹⁾	1	1		
		4.3 (I/O)	I: 0; O: 1	0		
P4.3/TB0.3	3	TB0.CCI3A and TB0.CCI3B	0	1		
		TB0.3 ⁽¹⁾	1	1		
		4.4 (I/O)	I: 0; O: 1	0		
P4.4/TB0.5	4	TB0.CCI4A and TB0.CCI4B	0	1		
		TB0.4 ⁽¹⁾	1	1		
		4.5 (I/O)	I: 0; O: 1	0		
P4.5/TB0.5	5	TB0.CCI5A and TB0.CCI5B	0	1		
		TB0.5 ⁽¹⁾	1	1		
		4.6 (I/O)	I: 0; O: 1	0		
P4.6/TB0.6	6	TB0.CCI6A and TB0.CCI6B	0	1		
		TB0.6 ⁽¹⁾	1	1		
		4.7 (I/O)	I: 0; O: 1	0		
P4.7/TB0CLK/SMCLK	7	TB0CLK	0	1		
		SMCLK	1	1		

⁽¹⁾ Setting TBOUTH causes all Timer_B configured outputs to be set to high impedance.

6.10.5 Port P5, P5.0 and P5.1, Input/Output With Schmitt Trigger

Figure 6-6 shows the port diagram. Table 6-46 summarizes the selection of the pin function.




Figure 6-6. Port P5 (P5.0 and P5.1) Diagram



Table 6-46. Port P5 (P5.0 and P5.1) Pin Functions

DIN NAME (DE)		FUNCTION	CONTROL BITS OR SIGNALS ⁽¹⁾		
PIN NAME (P5.x)	X	FUNCTION	P5DIR.x	P5SEL.x	REFOUT
		P5.0 (I/O) ⁽²⁾	I: 0; O: 1	0	Х
P5.0/A8/VREF+/VeREF+		VeREF+ ⁽³⁾	X	1	0
	0	VREF+ ⁽⁴⁾	X	1	1
		A8 ⁽⁵⁾	Х	1	0
P5.1/A9/VREF-/VeREF-		P5.1 (I/O) ⁽²⁾	I: 0; O: 1	0	Х
	1	VeREF-(6)	Х	1	0
	1	VREF-(7)	Х	1	1
		A9 ⁽⁸⁾	Х	1	0

- (1) X = Don't care
- (2) Default condition
- (3) Setting the P5SEL.0 bit disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. An external voltage can be applied to VeREF+ and used as the reference for the ADC12_A.
- (4) Setting the P5SEL.0 bit disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. The ADC12_A, VREF+ reference is available at the pin.
- (5) When not using an external reference applied to VeREF+ or not outputting the internal reference to VREF+, A8 may be used as an external ADC channel. Setting the P5SEL.0 bit disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.
- (6) Setting the P5SEL.1 bit disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. An external voltage can be applied to VeREF- and used as the reference for the ADC12_A.
- (7) Setting the P5SEL.1 bit disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. The ADC12_A, VREF- reference is available at the pin.
- (8) When not using an external reference applied to VeREF+ or not outputting the internal reference to VREF+, A8 may be used as an external ADC channel. Setting the P5SEL.1 bit disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.



6.10.6 Port P5, P5.2, Input/Output With Schmitt Trigger

Figure 6-7 shows the port diagram. Table 6-47 summarizes the selection of the pin function.




Figure 6-7. Port P5 (P5.2) Diagram



6.10.7 Port P5, P5.3, Input/Output With Schmitt Trigger

Figure 6-8 shows the port diagram. Table 6-47 summarizes the selection of the pin function.




Figure 6-8. Port P5 (P5.3) Diagram

Table 6-47. Port P5 (P5.2 and P5.3) Pin Functions

PIN NAME (P5.x)		FUNCTION	CONTROL BITS OR SIGNALS ⁽¹⁾				
	Х	FUNCTION	P5DIR.x	P5SEL.2	P5SEL.3	XT2BYPASS	
		P5.2 (I/O)	I: 0; O: 1	0	Х	Х	
P5.2/XT2IN	2	XT2IN crystal mode (2)	X	1	Х	0	
		XT2IN bypass mode (2)	Х	1	Х	1	
P5.3/XT2OUT		P5.3 (I/O)	I: 0; O: 1	0	Х	Х	
	3	XT2OUT crystal mode (3)	Х	1	Х	0	
		P5.3 (I/O) ⁽³⁾	Х	1	X	1	

⁽¹⁾ X = Don't care

⁽²⁾ Setting P5SEL.2 causes the general-purpose I/O to be disabled. Pending the setting of XT2BYPASS, P5.2 is configured for crystal mode or bypass mode.

⁽³⁾ Setting P5SEL.2 causes the general-purpose I/O to be disabled in crystal mode. When using bypass mode, P5.3 can be used as general-purpose I/O.



6.10.8 Port P5, P5.4 to P5.7, Input/Output With Schmitt Trigger

Figure 6-9 shows the port diagram. Table 6-48 summarizes the selection of the pin function.




Figure 6-9. Port P5 (P5.4 to P5.7) Diagram

Table 6-48. Port P5 (P5.4 to P5.7) Pin Functions

DIN NAME (DE V)		FUNCTION	CONTROL BITS OR SIGNALS ⁽¹⁾		
PIN NAME (P5.x)	Х	FUNCTION	P5DIR.x	P5SEL.x	
P5.4/UCB1SOMI/UCB1SCL	4	P5.4 (I/O)	I: 0; O: 1	0	
P5.4/UCB150IVII/UCB15CL	4	UCB1SOMI/UCB1SCL (2) (3)	X	1	
DE E/LICDACI K/LICAACTE	_	P5.5 (I/O)	I: 0; O: 1	0	
P5.5/UCB1CLK/UCA1STE	5	UCB1CLK/UCA1STE (2)	Х	1	
DE C/LICAATVD/LICAACIMO		P5.6 (I/O)	I: 0; O: 1	0	
P5.6/UCA1TXD/UCA1SIMO	6	UCA1TXD/UCA1SIMO ⁽²⁾	Х	1	
P5.7/UCA1RXD/UCA1SOMI	7	P5.7 (I/O)	I: 0; O: 1	0	
	/	UCA1RXD/UCA1SOMI(2)	Х	1	

⁽¹⁾ X = Don't care

⁽²⁾ The pin direction is controlled by the USCI module.

⁽³⁾ If the I2C functionality is selected, the output drives only the logical 0 to V_{SS} level.



6.10.9 Port P6, P6.0 to P6.7, Input/Output With Schmitt Trigger

Figure 6-10 shows the port diagram. Table 6-49 summarizes the selection of the pin function.




Figure 6-10. Port P6 (P6.0 to P6.7) Diagram



Table 6-49. Port P6 (P6.0 to P6.7) Pin Functions

DINI NAME (DC v)		FUNCTION	CONTR	CONTROL BITS OR SIGNALS ⁽¹⁾			
PIN NAME (P6.x)	X	FUNCTION	P6DIR.x	P6SEL.x	INCHx		
DC 0/A0	0	P6.0 (I/O)	I: 0; O: 1	0	Х		
P6.0/A0	U	A0 ⁽²⁾ (3)	X	X	0		
DC 4/A4	1	P6.1 (I/O)	I: 0; O: 1	0	X		
P6.1/A1	1	A1 (2) (3)	X	Х	1		
DC 0/A0	0	P6.2 (I/O)	I: 0; O: 1	0	Х		
P6.2/A2	2	A2 ⁽²⁾ (3)	X	Х	2		
DC 2/A2		P6.3 (I/O)	I: 0; O: 1	0	Х		
P6.3/A3	3	A3 ⁽²⁾ (3)	X	Х	3		
DC 4/44		P6.4 (I/O)	I: 0; O: 1	0	Х		
P6.4/A4	4	A4 ⁽²⁾ (3)	X	Х	4		
DC F/AF	_	P6.5 (I/O)	I: 0; O: 1	0	Х		
P6.5/A5	5	A5 ⁽¹⁾ (2) (3)	X	Х	5		
DC C/AC		P6.6 (I/O)	I: 0; O: 1	0	Х		
P6.6/A6	6	A6 ^{(2) (3)}	X	Х	6		
DC 7/A7	7	P6.7 (I/O)	I: 0; O: 1	0	Х		
P6.7/A7		A7 ⁽²⁾ (3)	X	Х	7		

⁽¹⁾ X = Don't care

⁽²⁾ Setting the P6SEL.x bit disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.

⁽³⁾ The ADC12_A channel Ax is connected internally to AV_{SS} if not selected by the respective INCHx bits.



6.10.10 Port P7, P7.0, Input/Output With Schmitt Trigger

Figure 6-11 shows the port diagram. Table 6-50 summarizes the selection of the pin function.




Figure 6-11. Port P7 (P7.0) Diagram

6.10.11 Port P7, P7.1, Input/Output With Schmitt Trigger

Figure 6-12 shows the port diagram. Table 6-50 summarizes the selection of the pin function.




Figure 6-12. Port P7 (P7.1) Diagram

Table 6-50. Port P7 (P7.0 and P7.1) Pin Functions

PIN NAME (P7.x)		FUNCTION	CONTROL BITS OR SIGNALS ⁽¹⁾				
	X	FUNCTION	P7DIR.x	P7SEL.0	P7SEL.1	XT1BYPASS	
P7.0/XIN		P7.0 (I/O)	I: 0; O: 1	0	X	X	
	0	XIN crystal mode ⁽²⁾	Х	1	Х	0	
		XIN bypass mode ⁽²⁾	Х	1	Х	1	
P7.1/XOUT		P7.1 (I/O)	I: 0; O: 1	0	Х	Х	
	1	XOUT crystal mode (3)	Х	1	Х	0	
		P7.1 (I/O) ⁽³⁾	Х	1	Х	1	

⁽¹⁾ X = Don't care

⁽²⁾ Setting P7SEL.0 causes the general-purpose I/O to be disabled. Pending the setting of XT1BYPASS, P7.0 is configured for crystal mode or bypass mode.

⁽³⁾ Setting P7SEL.0 causes the general-purpose I/O to be disabled in crystal mode. When using bypass mode, P7.1 can be used as general-purpose I/O.



6.10.12 Port P7, P7.2 and P7.3, Input/Output With Schmitt Trigger

Figure 6-13 shows the port diagram. Table 6-51 summarizes the selection of the pin function.




Figure 6-13. Port P7 (P7.2 and P7.3) Diagram

Table 6-51. Port P7 (P7.2 and P7.3) Pin Functions

PIN NAME (P7.x)		FUNCTION	CONTROL BITS OR SIGNALS	
	X		P7DIR.x	P7SEL.x
		P7.2 (I/O)	I: 0; O: 1	0
P7.2/TB0OUTH/SVMOUT	2	TB0OUTH	0	1
		SVMOUT	1	1
P7.3/TA1.2		P7.3 (I/O)	I: 0; O: 1	0
	3	TA1.CCI2B	0	1
		TA1.2	1	1



6.10.13 Port P7, P7.4 to P7.7, Input/Output With Schmitt Trigger

Figure 6-14 shows the port diagram. Table 6-52 summarizes the selection of the pin function.




Figure 6-14. Port P7 (P7.4 to P7.7) Diagram

Table 6-52. Port P7 (P7.4 to P7.7) Pin Functions

DIN NAME (DZ v)		FUNCTION	CONTROL BITS OR SIGNALS ⁽¹⁾		
PIN NAME (P7.x)	X	FUNCTION	P7DIR.x	P7SEL.x	INCHx
D7 4/849	4	P7.4 (I/O)	I: 0; O: 1	0	Х
P7.4/A12	4	A12 ⁽²⁾ (3)	X	X	12
D7.5/440	5	P7.5 (I/O)	I: 0; O: 1	0	X
P7.5/A13	Э	A13 ^{(2) (3)}	Х	X	13
D7 6/044	6	P7.6 (I/O)	I: 0; O: 1	0	X
P7.6/A14	6	A14 ⁽²⁾ (3)	Х	Х	14
P7.7/A15	7	P7.7 (I/O)	I: 0; O: 1	0	Х
	/	A15 ^{(2) (3)}	Х	X	15

⁽¹⁾ X = Don't care

⁽²⁾ Setting the P7SEL.x bit disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.

⁽³⁾ The ADC12_A channel Ax is connected internally to AV_{SS} if not selected by the respective INCHx bits.



6.10.14 Port P8, P8.0 to P8.7, Input/Output With Schmitt Trigger

Figure 6-15 shows the port diagram. Table 6-53 summarizes the selection of the pin function.




Figure 6-15. Port P8 (P8.0 to P8.7) Diagram



Table 6-53. Port P8 (P8.0 to P8.7) Pin Functions

DIN NAME (DO :-)		FUNCTION	CONTROL BITS	CONTROL BITS OR SIGNALS		
PIN NAME (P8.x)	X		P8DIR.x	P8SEL.x		
		P8.0 (I/O)	l: 0; O: 1	0		
P8.0/TA0.0	0	TA0.CCI0B	0	1		
		TA0.0	1	1		
		P8.1 (I/O)	I: 0; O: 1	0		
P8.1/TA0.1	1	TA0.CCI1B	0	1		
		TA0.1	1	1		
		P8.2 (I/O)	I: 0; O: 1	0		
P8.2/TA0.2	2	TA0.CCI2B	0	1		
		TA0.2	1	1		
		P8.3 (I/O)	l: 0; O: 1	0		
P8.3/TA0.3	3	TA0.CCI3B	0	1		
		TA0.3	1	1		
		P8.4 (I/O)	I: 0; O: 1	0		
P8.4/TA0.4	4	TA0.CCI4B	0	1		
		TA0.4	1	1		
		P8.5 (I/O)	l: 0; O: 1	0		
P8.5/TA1.0	5	TA1.CCI0B	0	1		
		TA1.0	1	1		
		P8.6 (I/O)	l: 0; O: 1	0		
P8.6/TA1.1	6	TA1.CCI1B	0	1		
		TA1.1	1	1		
P8.7	7	P8.7 (I/O)	l: 0; O: 1	0		



6.10.15 Port P9, P9.0 to P9.7, Input/Output With Schmitt Trigger

Figure 6-16 shows the port diagram. Table 6-54 summarizes the selection of the pin function.




Figure 6-16. Port P9 (P9.0 to P9.7) Diagram

Table 6-54. Port P9 (P9.0 to P9.7) Pin Functions

DINI NIAME (DO)		FUNCTION	CONTROL BITS	CONTROL BITS OR SIGNALS ⁽¹⁾		
PIN NAME (P9.x)	X	FUNCTION	P9DIR.x	P9SEL.x		
D0 0/UCD2CTF/UCA2CU/	0	P9.0 (I/O)	I: 0; O: 1	0		
P9.0/UCB2STE/UCA2CLK	U	UCB2STE/UCA2CLK ⁽²⁾ (3)	X	1		
DO 4/LICESCIMO/LICESCE	1	P9.1 (I/O)	I: 0; O: 1	0		
P9.1/UCB2SIMO/UCB2SDA	'	UCB2SIMO/UCB2SDA (2) (4)	X	1		
DO O/LICEOCOMI/LICEOCOL	2	P9.2 (I/O)	I: 0; O: 1	0		
P9.2/UCB2SOMI/UCB2SCL		UCB2SOMI/UCB2SCL ⁽²⁾ (4)	X	1		
D0 2/UCD2CLI//UCA2CTE	3	P9.3 (I/O)	I: 0; O: 1	0		
P9.3/UCB2CLK/UCA2STE		UCB2CLK/UCA2STE (2)	X	1		
DO 4/LICAGTVD/LICAGCIMO	4	P9.4 (I/O)	I: 0; O: 1	0		
P9.4/UCA2TXD/UCA2SIMO	4	UCA2TXD/UCA2SIMO ⁽²⁾	X	1		
DO F/LICAODYD/LICAOCOMI	_	P9.5 (I/O)	I: 0; O: 1	0		
P9.5/UCA2RXD/UCA2SOMI	5	UCA2RXD/UCA2SOMI(2)	X	1		
P9.6	6	P9.6 (I/O)	I: 0; O: 1	0		
P9.7	7	P9.7 (I/O)	I: 0; O: 1	0		

⁽¹⁾ X = Don't care

⁽²⁾ The pin direction is controlled by the USCI module.

⁽³⁾ UCB2CLK function takes precedence over UCA2STE function. If the pin is required as UCB2CLK input or output, USCI_A2 is forced to 3-wire SPI mode if 4-wire SPI mode is selected.

⁽⁴⁾ If the I2C functionality is selected, the output drives only the logical 0 to V_{SS} level.



6.10.16 Port P10, P10.0 to P10.7, Input/Output With Schmitt Trigger

Figure 6-17 shows the port diagram. Table 6-55 summarizes the selection of the pin function.




Figure 6-17. Port P10 (P10.0 to P10.7) Diagram



Table 6-55. Port P10 (P10.0 to P10.7) Pin Functions

DINI NIAME (D40)		- Inverse	CONTROL BITS OR SIGNALS ⁽¹⁾		
PIN NAME (P10.x)	X	FUNCTION	P10DIR.x	P10SEL.x	
D40.0/LICD2CTF/LICA2CLI/	0	P10.0 (I/O)	I: 0; O: 1	0	
P10.0/UCB3STE/UCA3CLK	U	UCB3STE/UCA3CLK ⁽²⁾ (3)	X	1	
D40.4/I ICD26IMO/I ICD26DA	1	P10.1 (I/O)	I: 0; O: 1	0	
P10.1/UCB3SIMO/UCB3SDA		UCB3SIMO/UCB3SDA ⁽²⁾ (4)	Х	1	
D40 2/I ICD2COMI/I ICD2CCI	2	P10.2 (I/O)	I: 0; O: 1	0	
P10.2/UCB3SOMI/UCB3SCL	2	UCB3SOMI/UCB3SCL ⁽²⁾ (4)	Х	1	
	3	P10.3 (I/O)	I: 0; O: 1	0	
P10.3/UCB3CLK/UCA3STE	3	UCB3CLK/UCA3STE (2)	Х	1	
DAO A/I ICASTYD/I ICASCINAC	_	P10.4 (I/O)	I: 0; O: 1	0	
P10.4/UCA3TXD/UCA3SIMO	4	UCA3TXD/UCA3SIMO ⁽²⁾	Х	1	
D40 F/I ICAGDVD/I ICAGCOMI	_	P10.5 (I/O)	I: 0; O: 1	0	
P10.5/UCA3RXD/UCA3SOMI	5	UCA3RXD/UCA3SOMI ⁽²⁾	Х	1	
D40.6	_	P10.6 (I/O)	I: 0; O: 1	0	
P10.6	6	Reserved ⁽⁵⁾	Х	1	
P10.7	7	P10.7 (I/O)	I: 0; O: 1	0	
		Reserved ⁽⁵⁾	х	1	

X = Don't care

The pin direction is controlled by the USCI module.

UCA3CLK function takes precedence over UCB3STE function. If the pin is required as UCA3CLK input or output, USCI_B3 is forced to 3-wire SPI mode if 4-wire SPI mode is selected.

⁽⁴⁾ If the I2C functionality is selected, the output drives only the logical 0 to V_{SS} level.

The secondary functions on these pins are reserved for factory test purposes. Application should keep the P10SEL.x of these ports cleared to prevent potential conflicts with the application.



6.10.17 Port P11, P11.0 to P11.2, Input/Output With Schmitt Trigger

Figure 6-18 shows the port diagram. Table 6-56 summarizes the selection of the pin function.




Figure 6-18. Port P11 (P11.0 to P11.2) Diagram

Table 6-56. Port P11 (P11.0 to P11.2) Pin Functions

PIN NAME (P11.x)		FUNCTION	CONTROL BITS OR SIGNALS	
	X		P11DIR.x	P11SEL.x
P11.0/ACLK	_	P11.0 (I/O)	I: 0; O: 1	0
PTT.U/ACLK	U	ACLK	1	1
D44.4/MCLI/	4	P11.1 (I/O)	I: 0; O: 1	0
P11.1/MCLK	'	MCLK	1	1
P11.2/SMCLK	0	P11.2 (I/O)	I: 0; O: 1	0
	2	SMCLK	1	1



6.10.18 Port J, J.0 JTAG Pin TDO, Input/Output With Schmitt Trigger or Output

Figure 6-19 shows the port diagram. Table 6-57 summarizes the selection of the pin function.




Figure 6-19. Port PJ (PJ.0) Diagram



6.10.19 Port J, J.1 to J.3 JTAG Pins TMS, TCK, TDI/TCLK, Input/Output With Schmitt Trigger or Output

Figure 6-20 shows the port diagram. Table 6-57 summarizes the selection of the pin function.




Figure 6-20. Port PJ (PJ.1 to PJ.3) Diagram

Table 6-57. Port PJ (PJ.0 to PJ.3) Pin Functions

PIN NAME (PJ.x)	х	FUNCTION	CONTROL BITS OR SIGNALS ⁽¹⁾
, ,			PJDIR.x
DI O/TDO	0	PJ.0 (I/O) ⁽²⁾	I: 0; O: 1
PJ.0/TDO	0	TDO ⁽³⁾	X
DIA/TDI/TOLK	1	PJ.1 (I/O) ⁽²⁾	I: 0; O: 1
PJ.1/TDI/TCLK	1	TDI/TCLK ⁽³⁾ (4)	X
D L O/TMO		PJ.2 (I/O) ⁽²⁾	I: 0; O: 1
PJ.2/TMS	2	TMS ⁽³⁾ (4)	X
D L 2/TOV		PJ.3 (I/O) ⁽²⁾	I: 0; O: 1
PJ.3/TCK	3	TCK ⁽³⁾ (4)	X

⁽¹⁾ X = Don't care

⁽²⁾ Default condition

⁽³⁾ The pin direction is controlled by the JTAG module.

⁽⁴⁾ In JTAG mode, pullups are activated automatically on TMS, TCK, and TDI/TCLK. PJREN.x are don't care.



6.11 TLV (Device Descriptor) Structures

Table 6-58 lists the complete contents of the device descriptor tag-length-value (TLV) structure.

Table 6-58. Device Descriptor Table (1)

	DECORUPTION	4000000	SIZE			VAI	LUE		
	DESCRIPTION	ADDRESS	(bytes)	F5438	F5437	F5436	F5435	F5419	F5418
	Info length	01A00h	1	06h	06h	06h	06h	06h	06h
	CRC length	01A01h	1	06h	06h	06h	06h	06h	06h
	CRC value	01A02h	2	Per unit					
Info Block	Device ID	01A04h	1	54h	54h	54h	54h	54h	54h
	Device ID	01A05h	1	38h	37h	36h	35h	19h	18h
	Hardware revision	01A06h	1	Per unit					
	Firmware revision	01A07h	1	Per unit					
	Die record tag	01A08h	1	08h	08h	08h	08h	08h	08h
	Die record length	01A09h	1	0Ah	0Ah	0Ah	0Ah	0Ah	0Ah
Die Beeerd	Lot/wafer ID	01A0Ah	4	Per unit					
Die Record	Die X position	01A0Eh	2	Per unit					
	Die Y position	01A10h	2	Per unit					
	Test results	01A12h	2	Per unit					
	ADC12 calibration tag	01A14h	1	10h	10h	10h	10h	10h	10h
	ADC12 calibration length	01A15h	1	10h	10h	10h	10h	10h	10h
	ADC gain factor	01A16h	2	Per unit					
	ADC offset	01A18h	2	Per unit					
	ADC 1.5-V reference factor	01A1Ah	2	Per unit					
ADC12 Calibration	ADC 1.5-V reference Temperature sensor 30°C	01A1Ch	2	Per unit					
Calibration	ADC 1.5-V reference Temperature sensor 85°C	01A1Eh	2	Per unit					
	ADC 2.5-V reference factor	01A20h	2	Per unit					
	ADC 2.5-V reference Temperature sensor 30°C	01A22h	2	Per unit					
	ADC 2.5-V reference Temperature sensor 85°C	01A24h	2	Per unit					
	Peripheral descriptor tag	01A26h	1	02h	02h	02h	02h	02h	02h
	Peripheral descriptor length	01A27h	1	5Dh	55h	5Eh	56h	5Dh	55h
	Memory 1		2	08h 8Ah	08h 8Ah	08h 8Ah	08h 8Ah	08h 8Ah	08h 8Ah
	Memory 2		2	0Ch 86h	0Ch 86h	0Ch 86h	0Ch 86h	0Ch 86h	0Ch 86h
Peripheral	Memory 3		2	0Eh 30h	0Eh 30h	0Eh 30h	0Eh 30h	0Eh 30h	0Eh 30h
Descriptor	Memory 4		2	2Eh 98h	2Eh 98h	2Eh 97h	2Eh 97h	2Eh 96h	2Eh 96h
	Memory 5		0/1	N/A	N/A	94h	94h	N/A	N/A
	Delimiter		1	00h	00h	00h	00h	00h	00h
	Peripheral count		1	1Fh	1Bh	1Fh	1Fh	1Fh	1Bh
	MSP430CPUXV2		2	00h 23h	00h 23h	00h 23h	00h 23h	00h 23h	00h 23h



Table 6-58. Device Descriptor Table⁽¹⁾ (continued)

		-30. Device	SIZE	VALUE							
	DESCRIPTION	ADDRESS	(bytes)	F5438	F5437	F5436	F5435	F5419	F5418		
	SBW		2	00h 0Fh	00h 0Fh	00h 0Fh	00h 0Fh	00h 0Fh	00h 0Fh		
	EEM-8		2	00h 05h	00h 05h	00h 05h	00h 05h	00h 05h	00h 05h		
	TI BSL		2	00h FCh	00h FCh	00h FCh	00h FCh	00h FCh	00h FCh		
	Package		2	00h 1Fh	00h 1Fh	00h 1Fh	00h 1Fh	00h 1Fh	00h 1Fh		
	SFR		2	10h 41h	10h 41h	10h 41h	10h 41h	10h 41h	10h 41h		
	PMM		2	02h 30h	02h 30h	02h 30h	02h 30h	02h 30h	02h 30h		
	FCTL		2	02h 38h	02h 38h	02h 38h	02h 38h	02h 38h	02h 38h		
	CRC16		2	01h 3Dh	01h 3Dh	01h 3Dh	01h 3Dh	01h 3Dh	01h 3Dh		
	RAMCTL		2	00h 44h	00h 44h	00h 44h	00h 44h	00h 44h	00h 44h		
	WDT_A		2	00h 40h	00h 40h	00h 40h	00h 40h	00h 40h	00h 40h		
	UCS		2	01h 48h	01h 48h	01h 48h	01h 48h	01h 48h	01h 48h		
	SYS		2	02h 42h	02h 42h	02h 42h	02h 42h	02h 42h	02h 42h		
Peripheral	Port 1 and 2		2	08h 51h	08h 51h	08h 51h	08h 51h	08h 51h	08h 51h		
Descriptor (continued)	Port 3 and 4		2	02h 52h	02h 52h	02h 52h	02h 52h	02h 52h	02h 52h		
	Port 5 and 6		2	02h 53h	02h 53h	02h 53h	02h 53h	02h 53h	02h 53h		
	Port 7 and 8		2	02h 54h	02h 54h	02h 54h	02h 54h	02h 54h	02h 54h		
	Port 9 and 10		2	02h 55h	N/A	02h 55h	N/A	02h 55h	N/A		
	Port 11 and 12		2	02h 56h	N/A	02h 56h	N/A	02h 56h	N/A		
	JTAG		2	08h 5Fh	0Ch 5F	08h 5Fh	0Ch 5F	08h 5Fh	0Ch 5F		
	TA0		2	02h 62h	02h 62h	02h 62h	02h 62h	02h 62h	02h 62h		
	TA1		2	04h 61h	04h 61h	04h 61h	04h 61h	04h 61h	04h 61h		
	TB0		2	04h 67h	04h 67h	04h 67h	04h 67h	04h 67h	04h 67h		
	RTC		2	0Eh 68h	0Eh 68h	0Eh 68h	0Eh 68h	0Eh 68h	0Eh 68h		
	MPY32		2	02h 85h	02h 85h	02h 85h	02h 85h	02h 85h	02h 85h		
	DMA-3		2	04h 47h	04h 47h	04h 47h	04h 47h	04h 47h	04h 47h		
	USCI_A and USCI_B		2	0Ch 90h	0Ch 90h	0Ch 90h	0Ch 90h	0Ch 90h	0Ch 90h		



Table 6-58. Device Descriptor Table⁽¹⁾ (continued)

	DECORIDE	4000000	SIZE	VALUE							
	DESCRIPTION	ADDRESS	(bytes)	F5438	F5437	F5436	F5435	F5419	F5418		
	USCI_A and USCI_B		2	04h 90h	04h 90h	04h 90h	04h 90h	04h 90h	04h 90h		
Peripheral Descriptor	USCI_A and USCI_B		2	04h 90h	N/A	04h 90h	N/A	04h 90h	N/A		
(continued)	USCI_A and USCI_B		2	04h 90h	N/A	04h 90h	N/A	04h 90h	N/A		
,	ADC12_A		2	08h D0h	10h D0h	08h D0h	10h D0h	08h D0h	10h D0h		
	TB0.CCIFG0		1	64h	64h	64h	64h	64h	64h		
	TB0.CCIFG16		1	65h	65h	65h	65h	65h	65h		
	WDTIFG		1	40h	40h	40h	40h	40h	40h		
	USCI_A0		1	90h	90h	90h	90h	90h	90h		
	USCI_B0		1	91h	91h	91h	91h	91h	91h		
	ADC12_A		1	D0h	D0h	D0h	D0h	D0h	D0h		
	TA0.CCIFG0		1	60h	60h	60h	60h	60h	60h		
	TA0.CCIFG14		1	61h	61h	61h	61h	61h	61h		
	USCI_A2		1	94h	01h	94h	01h	94h	01h		
	USCI_B2		1	95h	01h	95h	01h	95h	01h		
Interrupts	DMA		1	46h	46h	46h	46h	46h	46h		
	TA1.CCIFG0		1	62h	62h	62h	62h	62h	62h		
	TA1.CCIFG12		1	63h	63h	63h	63h	63h	63h		
	P1		1	50h	50h	50h	50h	50h	50h		
	USCI_A1		1	92h	92h	92h	92h	92h	92h		
	USCI_B1		1	93h	93h	93h	93h	93h	93h		
	USCI_A3		1	96h	01h	96h	01h	96h	01h		
	USCI_B3		1	97h	01h	97h	01h	97h	01h		
	P2		1	51h	51h	51h	51h	51h	51h		
	RTC_A		1	68h	68h	68h	68h	68h	68h		
	Delimiter		1	00h	00h	00h	00h	00h	00h		



7 Device and Documentation Support

7.1 Getting Started and Next Steps

For more information on the MSP430[™] family of devices and the tools and libraries that are available to help with your development, visit the Getting Started page.

7.2 Device Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all MSP MCU devices. Each MSP MCU commercial family member has one of two prefixes: MSP or XMS. These prefixes represent evolutionary stages of product development from engineering prototypes (XMS) through fully qualified production devices (MSP).

XMS – Experimental device that is not necessarily representative of the final device's electrical specifications

MSP - Fully qualified production device

XMS devices are shipped against the following disclaimer:


"Developmental product is intended for internal evaluation purposes."

MSP devices have been characterized fully, and the quality and reliability of the device have been demonstrated fully. Tl's standard warranty applies.

Predictions show that prototype devices (XMS) have a greater failure rate than the standard production devices. TI recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the temperature range, package type, and distribution format. Figure 7-1 provides a legend for reading the complete device name.





Processor Family	CC = Embedded RF Radio MSP = Mixed-Signal Processor XMS = Experimental Silicon PMS = Prototype Device	
MCU Platform	430 = MSP430 low-power microcor	· '
Device Type	Memory Type C = ROM F = Flash FR = FRAM G = Flash or FRAM (Value Line) L = No Nonvolatile Memory	Specialized Application AFE = Analog Front End BQ = Contactless Power CG = ROM Medical FE = Flash Energy Meter FG = Flash Medical FW = Flash Electronic Flow Meter
Series	1 = Up to 8 MHz 2 = Up to 16 MHz 3 = Legacy 4 = Up to 16 MHz with LCD	5 = Up to 25 MHz 6 = Up to 25 MHz with LCD 0 = Low-Voltage Series
Feature Set	Various levels of integration within a	a series
Optional: A = Revision	N/A	
Optional: Temperature Range	S = 0°C to 50°C C = 0°C to 70°C I = -40°C to 85°C T = -40°C to 105°C	
Packaging	http://www.ti.com/packaging	
Optional: Tape and Reel	T = Small reel R = Large reel No markings = Tube or tray	
Optional: Additional Features	-EP = Enhanced Product (–40°C to -HT = Extreme Temperature Parts (-Q1 = Automotive Q100 Qualified	

Figure 7-1. Device Nomenclature



7.3 Tools and Software

All MSP microcontrollers are supported by a wide variety of software and hardware development tools. Tools are available from TI and various third parties. See them all at MSP430 Ultra-Low-Power MCUs – Tools & software.

Table 7-1 lists the debug features of the MSP430F543x MCUs. See the *Code Composer Studio for MSP430 User's Guide* for details on the available features.

Table 7-1. Hardware Debug Features

MSP430 ARCHITECTURE	4-WIRE JTAG	2-WIRE JTAG	BREAK- POINTS (N)	RANGE BREAK- POINTS	CLOCK CONTROL	STATE SEQUENCER	TRACE BUFFER	LPMx.5 DEBUGGING SUPPORT
MSP430Xv2	Yes	Yes	8	Yes	Yes	Yes	Yes	No

Design Kits and Evaluation Modules

- MSP-TS430PZ5x100 100-pin Target Development Board for MSP430F5x MCUs

 TS430PZ5X100 is a stand-alone ZIF socket target board used to program and debug the MSP430 MCU in-system through the JTAG interface or the Spy Bi-Wire (2-wire JTAG) protocol.
- 100-pin Target Development Board and MSP-FET Programmer Bundle for MSP430F5x MCUs

 MSP-FET430U5x100 is a powerful flash emulation tool (FET) that includes the hardware and software required to quickly begin application development on the MSP430 MCU. It includes a ZIF socket target board (MSP-TS430PZ5x100) and a USB debugging interface (MSP-FET) used to program and debug the MSP430 in-system through the JTAG interface or the Spy Bi-Wire (2-wire JTAG) protocol. The flash memory can be erased and programmed in seconds with only a few keystrokes, and since the MSP430 flash is ultra-low power, no external power supply is required.

Software

- MSP430Ware MSP430Ware software is a collection of code examples, data sheets, and other design resources for all MSP430 devices delivered in a convenient package. In addition to providing a complete collection of existing MSP430 design resources, MSP430Ware software also includes a high-level API called MSP Driver Library. This library makes it easy to program MSP430 hardware. MSP430Ware software is available as a component of Code Composer Studio IDE or as a stand-alone package.
- MSP430F534x Code Examples C code examples are available for every MSP device that configures each of the integrated peripherals for various application needs.
- MSP Driver Library Driver Library's abstracted API keeps you above the bits and bytes of the MSP430 hardware by providing easy-to-use function calls. Thorough documentation is delivered through a helpful API Guide, which includes details on each function call and the recognized parameters. Developers can use Driver Library functions to write complete projects with minimal overhead.
- MSP EnergyTrace™ Technology EnergyTrace technology for MSP430 microcontrollers is an energy-based code analysis tool that measures and displays the application's energy profile and helps to optimize it for ultra-low-power consumption.
- ULP (Ultra-Low Power) Advisor ULP Advisor™ software is a tool for guiding developers to write more efficient code to fully utilize the unique ultra-low power features of MSP and MSP432 microcontrollers. Aimed at both experienced and new microcontroller developers, ULP Advisor checks your code against a thorough ULP checklist to squeeze every last nano amp out of your application. At build time, ULP Advisor will provide notifications and remarks to highlight areas of your code that can be further optimized for lower power.
- IEC60730 Software Package The IEC60730 MSP430 software package was developed to be useful in assisting customers in complying with IEC 60730-1:2010 (Automatic Electrical Controls for Household and Similar Use Part 1: General Requirements) for up to Class B products, which includes home appliances, arc detectors, power converters, power tools, e-bikes, and many others. The IEC60730 MSP430 software package can be embedded in customer applications running on MSP430s to help simplify the customer's certification efforts of functional safety-compliant consumer devices to IEC 60730-1:2010 Class B.



- Fixed Point Math Library for MSP The MSP IQmath and Qmath Libraries are a collection of highly optimized and high-precision mathematical functions for C programmers to seamlessly port a floating-point algorithm into fixed-point code on MSP430 and MSP432 devices. These routines are typically used in computationally intensive real-time applications where optimal execution speed, high accuracy, and ultra-low energy are critical. By using the IQmath and Qmath libraries, it is possible to achieve execution speeds considerably faster and energy consumption considerably lower than equivalent code written using floating-point math.
- Floating Point Math Library for MSP430 Continuing to innovate in the low power and low cost microcontroller space, TI brings you MSPMATHLIB. Leveraging the intelligent peripherals of our devices, this floating point math library of scalar functions brings you up to 26x better performance. Mathlib is easy to integrate into your designs. This library is free and is integrated in both Code Composer Studio and IAR IDEs. Read the user's guide for an in depth look at the math library and relevant benchmarks.

Development Tools

- Code Composer Studio™ Integrated Development Environment for MSP Microcontrollers

 Composer Studio is an integrated development environment (IDE) that supports all MSP microcontroller devices. Code Composer Studio comprises a suite of embedded software utilities used to develop and debug embedded applications. It includes an optimizing C/C++ compiler, source code editor, project build environment, debugger, profiler, and many other features. The intuitive IDE provides a single user interface taking you through each step of the application development flow. Familiar utilities and interfaces allow users to get started faster than ever before. Code Composer Studio combines the advantages of the Eclipse software framework with advanced embedded debug capabilities from TI resulting in a compelling feature-rich development environment for embedded developers. When using CCS with an MSP MCU, a unique and powerful set of plugins and embedded software utilities are made available to fully leverage the MSP microcontroller.
- Command-Line Programmer MSP Flasher is an open-source shell-based interface for programming MSP microcontrollers through a FET programmer or eZ430 using JTAG or Spy-Bi-Wire (SBW) communication. MSP Flasher can download binary files (.txt or .hex) files directly to the MSP microcontroller without an IDE.
- MSP MCU Programmer and Debugger The MSP-FET is a powerful emulation development tool often called a debug probe which allows users to quickly begin application development on MSP low-power microcontrollers (MCU). Creating MCU software usually requires downloading the resulting binary program to the MSP device for validation and debugging. The MSP-FET provides a debug communication pathway between a host computer and the target MSP. Furthermore, the MSP-FET also provides a Backchannel UART connection between the computer's USB interface and the MSP UART. This affords the MSP programmer a convenient method for communicating serially between the MSP and a terminal running on the computer. It also supports loading programs (often called firmware) to the MSP target using the BSL (bootloader) through the UART and I²C communication protocols.
- MSP-GANG Production Programmer The MSP Gang Programmer is an MSP430 or MSP432 device programmer that can program up to eight identical MSP430 or MSP432 Flash or FRAM devices at the same time. The MSP Gang Programmer connects to a host PC using a standard RS-232 or USB connection and provides flexible programming options that allow the user to fully customize the process. The MSP Gang Programmer is provided with an expansion board, called the Gang Splitter, that implements the interconnections between the MSP Gang Programmer and multiple target devices. Eight cables are provided that connect the expansion board to eight target devices (through JTAG or Spy-Bi-Wire connectors). The programming can be done with a PC or as a stand-alone device. A PC-side graphical user interface is also available and is DLL-based.



7.4 Documentation Support

The following documents describe the MSP430F543x MCUs. Copies of these documents are available on the Internet at www.ti.com.

Receiving Notification of Document Updates

To receive notification of documentation updates—including silicon errata—go to the product folder for your device on ti.com (for links to the product folders, see Section 7.5). In the upper right corner, click the "Alert me" button. This registers you to receive a weekly digest of product information that has changed (if any). For change details, check the revision history of any revised document.

Errata

- MSP430F5438 Device Erratasheet Describes the known exceptions to the functional specifications for this device.
- MSP430F5437 Device Erratasheet Describes the known exceptions to the functional specifications for this device.
- MSP430F5436 Device Erratasheet Describes the known exceptions to the functional specifications for this device.
- MSP430F5435 Device Erratasheet Describes the known exceptions to the functional specifications for this device.
- MSP430F5419 Device Erratasheet Describes the known exceptions to the functional specifications for this device.
- MSP430F5418 Device Erratasheet Describes the known exceptions to the functional specifications for this device.

User's Guides

- MSP430F5xx and MSP430F6xx Family User's Guide Detailed information on the modules and peripherals available in this device family.
- Code Composer Studio IDE for MSP430 User's Guide This user's guide describes how to use the TI Code Composer Studio IDE with the MSP430 ultra-low-power microcontrollers.
- MSP430 Flash Device Bootloader (BSL) User's Guide The MSP430 bootloader (BSL) lets users communicate with embedded memory in the MSP430 microcontroller during the prototyping phase, final production, and in service. Both the programmable memory (flash memory) and the data memory (RAM) can be modified as required. Do not confuse the bootloader with the bootstrap loader programs found in some digital signal processors (DSPs) that automatically load program code (and data) from external memory to the internal memory of the DSP.
- MSP430 Programming With the JTAG Interface This document describes the functions that are required to erase, program, and verify the memory module of the MSP430 flash-based and FRAM-based microcontroller families using the JTAG communication port. In addition, it describes how to program the JTAG access security fuse that is available on all MSP430 devices. This document describes device access using both the standard 4-wire JTAG interface and the 2-wire JTAG interface, which is also referred to as Spy-Bi-Wire (SBW).
- MSP430 Hardware Tools User's Guide This manual describes the hardware of the TI MSP-FET430 Flash Emulation Tool (FET). The FET is the program development tool for the MSP430 ultra-low-power microcontroller. Both available interface types, the parallel port interface and the USB interface, are described.



Application Reports

MSP430 32-kHz Crystal Oscillators Selection of the right crystal, correct load circuit, and proper board layout are important for a stable crystal oscillator. This application report summarizes crystal oscillator function and explains the parameters to select the correct crystal for MSP430 ultra-low-power operation. In addition, hints and examples for correct board layout are given. The document also contains detailed information on the possible oscillator tests to ensure stable oscillator operation in mass production.

MSP430 System-Level ESD Considerations System-Level ESD has become increasingly demanding with silicon technology scaling towards lower voltages and the need for designing cost-effective and ultra-low-power components. This application report addresses three different ESD topics to help board designers and OEMs understand and design robust system-level designs: (1) Component-level ESD testing and system-level ESD testing, their differences and why component-level ESD rating does not ensure system-level robustness. (2) General design guidelines for system-level ESD protection at different levels including enclosures, cables, PCB layout, and on-board ESD protection devices. (3) Introduction to System Efficient ESD Design (SEED), a co-design methodology of on-board and on-chip ESD protection to achieve system-level ESD robustness, with example simulations and test results. A few real-world system-level ESD protection design examples and their results are also discussed.

Advanced Debugging Using the Enhanced Emulation Module (EEM) With CCS v6 This document describes the benefits of the Enhanced Emulation Module (EEM) advanced debugging features that are available in the MSP430 devices and how they can be used with Code Composer Studio (CCS) version 6 software development tool. The EEM advanced debugging features support both precision analog and full-speed digital debugging. The configuration of the debug environment for maximum control and the use of the embedded trace capability are described. Some techniques that allow rapid development and design-for-testability are demonstrated.

7.5 Related Links

Table 7-2 lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

TECHNICAL TOOLS & SUPPORT & PARTS PRODUCT FOLDER **ORDER NOW DOCUMENTS SOFTWARE** COMMUNITY MSP430F5438 Click here Click here Click here Click here Click here MSP430F5437 Click here Click here Click here Click here Click here MSP430F5436 Click here Click here Click here Click here Click here MSP430F5435 Click here Click here Click here Click here Click here MSP430F5419 Click here Click here Click here Click here Click here MSP430F5418 Click here Click here Click here Click here Click here

Table 7-2. Related Links

7.6 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Community

TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas, and help solve problems with fellow engineers.

TI Embedded Processors Wiki

Texas Instruments Embedded Processors Wiki. Established to help developers get started with embedded processors from Texas Instruments and to foster innovation and growth of general knowledge about the hardware and software surrounding these devices.



7.7 Trademarks

MSP430, MSP430Ware, EnergyTrace, ULP Advisor, Code Composer Studio, E2E are trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.

7.8 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

7.9 Export Control Notice

Recipient agrees to not knowingly export or re-export, directly or indirectly, any product or technical data (as defined by the U.S., EU, and other Export Administration Regulations) including software, or any controlled product restricted by other applicable national regulations, received from disclosing party under nondisclosure obligations (if any), or any direct product of such technology, to any destination to which such export or re-export is restricted or prohibited by U.S. or other applicable laws, without obtaining prior authorization from U.S. Department of Commerce and other competent Government authorities to the extent required by those laws.

7.10 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

8 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
MSP430F5418IPN	NRND	LQFP	PN	80	119	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5418	
MSP430F5418IPNR	NRND	LQFP	PN	80	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5418	
MSP430F5419IPZ	NRND	LQFP	PZ	100	90	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5419	
MSP430F5419IPZR	NRND	LQFP	PZ	100	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5419	
MSP430F5435IPN	NRND	LQFP	PN	80	119	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5435	
MSP430F5435IPNR	NRND	LQFP	PN	80	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5435	
MSP430F5436IPZ	NRND	LQFP	PZ	100	90	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5436 REV #	
MSP430F5436IPZR	NRND	LQFP	PZ	100	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5436 REV #	
MSP430F5437IPN	NRND	LQFP	PN	80	119	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5437	
MSP430F5437IPNR	NRND	LQFP	PN	80	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5437	
MSP430F5438IPZ	NRND	LQFP	PZ	100	90	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5438 REV #	
MSP430F5438IPZR	NRND	LQFP	PZ	100	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5438 REV #	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ **RoHS**: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



PACKAGE OPTION ADDENDUM

10-Dec-2020

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Oct-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MSP430F5418IPNR	LQFP	PN	80	1000	330.0	24.4	15.0	15.0	2.1	20.0	24.0	Q2
MSP430F5419IPZR	LQFP	PZ	100	1000	330.0	24.4	17.0	17.0	2.1	20.0	24.0	Q2
MSP430F5435IPNR	LQFP	PN	80	1000	330.0	24.4	15.0	15.0	2.1	20.0	24.0	Q2
MSP430F5436IPZR	LQFP	PZ	100	1000	330.0	24.4	17.0	17.0	2.1	20.0	24.0	Q2
MSP430F5437IPNR	LQFP	PN	80	1000	330.0	24.4	15.0	15.0	2.1	20.0	24.0	Q2
MSP430F5438IPZR	LQFP	PZ	100	1000	330.0	24.4	17.0	17.0	2.1	20.0	24.0	Q2



www.ti.com 5-Oct-2022




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MSP430F5418IPNR	LQFP	PN	80	1000	350.0	350.0	43.0
MSP430F5419IPZR	LQFP	PZ	100	1000	350.0	350.0	43.0
MSP430F5435IPNR	LQFP	PN	80	1000	350.0	350.0	43.0
MSP430F5436IPZR	LQFP	PZ	100	1000	350.0	350.0	43.0
MSP430F5437IPNR	LQFP	PN	80	1000	350.0	350.0	43.0
MSP430F5438IPZR	LQFP	PZ	100	1000	350.0	350.0	43.0



www.ti.com 5-Oct-2022

TRAY



Chamfer on Tray corner indicates Pin 1 orientation of packed units.

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	Κ0 (μm)	P1 (mm)	CL (mm)	CW (mm)
MSP430F5419IPZ	PZ	LQFP	100	90	6 x 15	150	315	135.9	7620	20.3	15.4	15.45
MSP430F5435IPN	PN	LQFP	80	119	7 x 17	150	315	135.9	7620	17.9	14.3	13.95
MSP430F5436IPZ	PZ	LQFP	100	90	6 x 15	150	315	135.9	7620	20.3	15.4	15.45
MSP430F5437IPN	PN	LQFP	80	119	7 x 17	150	315	135.9	7620	17.9	14.3	13.95
MSP430F5438IPZ	PZ	LQFP	100	90	6 x 15	150	315	135.9	7620	20.3	15.4	15.45

PZ (S-PQFP-G100)

PLASTIC QUAD FLATPACK

1



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-026

PZ (S-PQFP-G100)

PLASTIC QUAD FLAT PACK




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- D. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





PLASTIC QUAD FLATPACK



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Reference JEDEC registration MS-026.



PLASTIC QUAD FLATPACK




NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- Solder mask tolerances between and around signal pads can vary based on board fabrication site.
 For more information, see Texas Instruments literature number SLMA004 (www.ti.com/lit/slma004).



PLASTIC QUAD FLATPACK



NOTES: (continued)



^{7.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

^{8.} Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated