同济大学计算机系 计算机组成原理实验报告



一、实验内容


在本次实验中, 我们将使用 Verilog HDL 语言实现 54 条 MIPS 指令的 CPU 的设计和仿真和下板

二、指令流程图

ADD Rd Rs Rdc RegFile Rsc IMEM 0 Rtc Rt ADD


操作: Add rd,rs,rt ;rd←rs+rt,PC←NPC(PC+4)

所需部件: PC、NPC、IMEM、Regfile、ALU



操作: Addu rd, rs, rt ;rd←rs+rt, PC←NPC(PC+4)


SUB



操作: Sub rd, rs, rt ;rd←rs-rt, PC←NPC(PC+4)

所需部件: PC、NPC、IMEM、Regfile、ALU


SUBU



操作: Subu rd, rs, rt; rd←rs-rt, PC←NPC(PC+4)


所需部件: PC、NPC、IMEM、Regfile、ALU

AND



操作: And rd, rs, rt; rd←rs&rt, PC←NPC(PC+4)


OR



操作: Or rd, rs, rt ;rd←rs||rt, PC←NPC(PC+4)

所需部件: PC、NPC、IMEM、Regfile、ALU


XOR



操作: Xor rd, rs, rt ;rd←rs^rt, PC←NPC(PC+4)


所需部件: PC、NPC、IMEM、Regfile、ALU

NOR



操作: Nor rd, rs, rt; rd←! (rs^rt), PC←NPC(PC+4)


SLT



操作: SIt rd, rs, rt; rd←rs<<rt, PC←NPC(PC+4)

所需部件: PC、NPC、IMEM、Regfile、ALU


SLTU



操作: SItu rd, rs, rt ;rd←rs<<rt, PC←NPC(PC+4)


所需部件: PC、NPC、IMEM、Regfile、ALU

SLL



操作: SII rd, rt, shamt ;rd←rt<<shamt, PC←NPC(PC+4)


SRL



操作: Srl rd, rt, shamt; rd←rt>>shamt, PC←NPC (PC+4)

所需部件: PC、NPC、IMEM、Regfile、ALU、EXT5


SRA



操作: Sra rd, rt, shamt; rd←rt>>>shamt, PC←NPC(PC+4)


所需部件: PC、NPC、IMEM、Regfile、ALU、EXT5

SLLV



操作: SIIv rd, rs, rt; rd←rs<<rt, PC←NPC(PC+4)


SRLV



操作: Srlv rd, rs, rt; rd←rs>>rt, PC←NPC(PC+4)

所需部件: PC、NPC、IMEM、Regfile、ALU


SRAV



操作: Srav rd, rs, rt; rd←rs>>>rt, PC←NPC(PC+4)


所需部件: PC、NPC、IMEM、Regfile、ALU

JR




操作: J rs; PC←rs;

ADDI




操作: Addi rd, rs, imm ; rd←rs+imm, PC←NPC (PC+4) 所需部件: PC、NPC、IMEM、Regfile、ALU、EXT16(S)

ADDIU




操作: Addiu rd, rs, imm; rd←rs+imm, PC←NPC (PC+4) 所需部件: PC、NPC、IMEM、Regfile、ALU、EXT16(U)

ANDI




操作: Andi rd, rs, imm ; rd←rs&imm, PC←NPC(PC+4) 所需部件: PC、NPC、IMEM、Regfile、ALU、EXT16(U)

ORI




操作: Ori rd, rs, imm; rd←rs||imm, PC←NPC(PC+4) 所需部件: PC、NPC、IMEM、Regfile、ALU、EXT16(U)

XORI




操作: Xori rd, rs, imm; rd←rs^imm, PC←NPC(PC+4) 所需部件: PC、NPC、IMEM、Regfile、ALU、EXT16(U)




操作: Lw rd, rs, imm ;addr←rs+imm, rd←[addr] ,PC←NPC(PC+4) 所需部件: PC、NPC、IMEM、Regfile、ALU、EXT16(U)、DMEM

SW




操作: Sw rt,rs,imm ;addr←rs+imm,[addr]←rt ,PC←NPC(PC+4) 所需部件: PC、NPC、IMEM、Regfile、ALU、EXT16(U)、DMEM

BEQ




操作: Beq rs,rt,imm; mux_chose←beq(rs,rt), mux_b←imm+npc,PC←Mux 所需部件: PC、NPC、IMEM、Regfile、ALU、EXT18、ADD、MUX

BNE




操作: Bne rs,rt,imm; mux_chose←bne(rs,rt), mux_b←imm+npc,PC←Mux 所需部件: PC、NPC、IMEM、Regfile、ALU、EXT18、ADD、MUX

SLTI



操作: SIti rd, rs, imm; rd←sIt(rs, imm), PC←NPC(PC+4) 所需部件: PC、NPC、IMEM、Regfile、ALU、EXT16(S)


SLTIU




操作: SItiu rd, rs, imm ; rd←sItu(rs, imm), PC←NPC(PC+4)

所需部件: PC、NPC、IMEM、Regfile、ALU、EXT16(S)

LUI




操作: Lui rt, imm; rd←lui(imm), PC←NPC(PC+4) 所需部件: PC、NPC、IMEM、Regfile、ALU、EXT16(S)




操作: J index; PC←index||00; 所需部件: PC、NPC、IMEM、||

JAL




操作: J index; rd←PC+4 PC←index||00 所需部件: PC、NPC、IMEM、||、ADD、Regfile


BGEZ



操作: BGEZ rs, offset; B←imm||00 A←Rs BGEZ MUX_C←ALU_out PC←Mux_out; 所需部件: PC、NPC、IMEM、EXT18、Regifile、ALU、MUX




操作: LB rd, rs, imm ;addr←rs+imm, rd←[addr] ,PC←NPC(PC+4) 所需部件: PC、NPC、IMEM、Regfile、ALU、EXT16(U)、DMEM




操作: LBU rd, rs, imm ;addr←rs+imm, rd←[addr] ,PC←NPC(PC+4) 所需部件: PC、NPC、IMEM、Regfile、ALU、EXT16(U)、DMEM

Rd Rs RdC RegFile Rtc Rt B Address DMEM Address LHU Address LHU Address DMEM ADD


操作: LHU rd, rs, imm ;addr←rs+imm, rd←[addr] ,PC←NPC(PC+4) 所需部件: PC、NPC、IMEM、Regfile、ALU、EXT16(U)、DMEM




操作: LH rd, rs, imm ;addr←rs+imm, rd←[addr] ,PC←NPC(PC+4) 所需部件: PC、NPC、IMEM、Regfile、ALU、EXT16(U)、DMEM



操作: SB rt,rs,imm ;addr←rs+imm,[addr]←rt ,PC←NPC(PC+4) 所需部件: PC、NPC、IMEM、Regfile、ALU、EXT16(U)、DMEM




操作: SH rt,rs,imm ;addr←rs+imm,[addr]←rt ,PC←NPC(PC+4) 所需部件: PC、NPC、IMEM、Regfile、ALU、EXT16(U)、DMEM




操作: MFCO rt, rd;rd(Regfile) ←rt(CPO), PC←NPC(PC+4)


所需部件: PC、NPC、Regfile、CPO



操作: MFHI rd; rd←hi, PC←NPC(PC+4) 所需部件: PC、NPC、Regfile、HILO




操作: MFHI rd; rd←lo, PC←NPC(PC+4) 所需部件: PC、NPC、Regfile、HILO




操作: MTCO rt, rd;rd(CPO)←rt(Regfile),PC←NPC(PC+4)

所需部件: PC、NPC、Regfile、CPO




操作: MTHI rt;hi←rt,PC←NPC(PC+4) 所需部件: PC、NPC、Regfile、HILO



操作: MTLO rt; lo←rt, PC←NPC(PC+4) 所需部件: PC、NPC、Regfile、HILO


SYSCALL



操作: SYSCALL; CPO_pc←PC+4, PC←cpO_out


所需部件: PC、NPC、CPO、MUX

ERET



操作: ERET; PC←cp0_out 所需部件: PC、NPC、CP0、MUX

TEQ




操作: TEQ rs, rt; A←rs, B←rt, TEQ 相等: CPO_pc←PC+4, PC←cpO_out

不相等: PC←PC+4

所需部件: PC、NPC、CPO、MUX、Regifile、ALU


BREAK



操作: BREAK; CPO_pc←PC+4, PC←cpO_out


所需部件: PC、NPC、CPO、MUX

CLZ




操作: CLZ rd, rs; rd←CLZ(rs), PC←NPC(PC+4) 所需部件: PC、NPC、IMEM、Regfile、ALU

DIVU



操作: DIVU rs, rt; hi←rs/rt, lo←rs%rt, PC←NPC(PC+4) 所需部件: PC、NPC、IMEM、Regfile、DIV(U)、HILO

DIV



操作: DIVU rs,rt ;hi←rs/rt,lo←rs%rt,PC←NPC(PC+4)


所需部件: PC、NPC、IMEM、Regfile、DIV(S)、HILO

MUL




操作: MUL rd, rs, rt; rd←rs*rt, PC←NPC(PC+4) 所需部件: PC、NPC、IMEM、Regfile、MUL(S)

MULTU




操作: MULTU rs,rt ;hi←rs*rt 高兴, lo←rs*rt 低位, PC←NPC(PC+4)

总体数据通路图:




各指令所使用的部件及联系:



三、模块建模

整体模块结构如下:



顶层模块:

```
`timescale 1ns / 1ps

module sccomp_dataflow(
   input clk_in,
   input reset,
```

```
output wire [31:0] inst,
    output wire [31:0] pc,
output wire [31:0]im_addr,
output wire mc1,
output wire mc2,
output wire mc3,
output wire mc4,
output wire mc5,
output wire mc6,
output wire mc7,
output wire mc8,
output wire mc9,
output wire mc10,
output wire mc11,
output wire mc12,
output wire mc13,
output wire mc14,
output wire mc15,
output wire mc16,
output wire [31:0]mux1_out,
```

```
output wire [31:0]mux2_out,
output wire [31:0]mux3_out,
output wire [31:0]mux4_out,
output wire [31:0]mux5_out,
output wire [31:0]mux6_out,
output wire [31:0]mux7_out,
output wire [31:0]mux8_out,
output wire [31:0]mux9_out,
output wire [31:0]mux10_out,
output wire [31:0]mux11_out,
output wire [31:0]mux12_out,
output wire [31:0]mux13_out,
output wire [31:0]mux14_out,
output wire [31:0]mux15_out,
output wire [31:0]mux16_out,
output wire [4:0]Rsc,
output wire [4:0]Rdc,
output wire [4:0]Rtc,
output wire rf_en,
output wire [31:0]ext16_out,
output wire DM_R,
output wire DM_W,
```

```
output wire [31:0]DM addr,
output wire [31:0]DM in,
output wire [31:0]DM_out,
output wire [5:0] inst chose,
output wire [31:0]imm,
output wire cp0 R,
output wire cp0 W);
//assign pc=32'h1234;
assign im addr=(pc-32'h0040 0000)>>2;
wire[31:0] a dm addr;
assign DM addr = (a dm addr-32'h1001 0000)>>2;
IMEM_t imem(.a(im_addr),.spo(inst));
cpu sccpu(clk_in,reset,inst,DM_out,pc,DM_R,DM_W,a_
dm addr,DM in,
mc1,mc2,mc3,mc4,mc5,mc6,mc7,mc8,mc9,mc10,mc11,mc12
,mc13,mc14,mc15,mc16,
mux1 out,mux2 out,mux3 out,mux4 out,mux5 out,mux6
out, mux7 out, mux8 out, mux9 out, mux10 out, mux11 out
,mux12_out,mux13_out,mux14_out,mux15_out,mux16_out
Rsc,Rdc,Rtc,rf en,imm,inst chose,cp0 R,cp0 W);
```

```
//*/
DMEM dmem(.clk(clk_in),.ena(1),.DM_R(DM_R),.DM_W(D
M_W),.addr(a_dm_addr),.d_addr(DM_addr),.DM_in(DM_i
n),.inst_chose(inst_chose),.DM_out(DM_out));
//*/
endmodule
```

CPU 模块:

```
`timescale 1ns / 1ps
module cpu (
    input clk,
    input rst,
    input [31:0]inst,
    input [31:0] DM_out,
    output [31:0]pc,
    //output DM chose,
    output wire DM R,
    output wire DM W,
    output [31:0]DM addr,
    output wire [31:0]DM_in,
    output wire mc1,
    output wire mc2,
```

```
output wire mc3,
output wire mc4,
output wire mc5,
output wire mc6,
output wire mc7,
output wire mc8,
output wire mc9,
output wire mc10,
output wire mc11,
output wire mc12,
output wire mc13,
output wire mc14,
output wire mc15,
output wire mc16,
output wire [31:0]mux1_out,
output wire [31:0]mux2_out,
output wire [31:0]mux3_out,
output wire [31:0]mux4_out,
output wire [31:0]mux5_out,
output wire [31:0]mux6_out,
output wire [31:0]mux7_out,
output wire [31:0]mux8_out,
```

```
output wire [31:0]mux9_out,
    output wire [31:0]mux10_out,
    output wire [31:0]mux11_out,
    output wire [31:0]mux12 out,
    output wire [31:0]mux13_out,
    output wire [31:0]mux14_out,
    output wire [31:0]mux15_out,
    output wire [31:0]mux16_out,
    output wire [4:0]Rsc,
    output wire [4:0]Rdc,
    output wire [4:0]Rtc,
    output wire rf en,
    output wire [31:0]ext16_out,
    output wire [5:0] inst_chose,
    output wire cp0_R,
    output wire cp0_W
    );
wire [31:0] hi_in;
wire [31:0] lo in;
wire ho_rst;
wire H_R,L_R;
wire H_W,L_W;
```

```
wire [31:0] hi_out;
wire [31:0] lo_out;
//wire cp0_R;
//wire cp0_W;
wire exp;
wire eret;
wire [4:0]cause;
wire [31:0]rdata;
wire [31:0]exc_addr;
wire mul_is_signed;
wire [31:0]r_h;
wire [31:0]r_l;
wire mul_work;
wire div_start;
wire div_is_signed;
wire [31:0]div_q;
wire [31:0]div_r;
wire div_busy;
```

```
//wire [4:0]inst chose;
wire [31:0]pc_now;
wire [31:0]npc;
NPC anpc(pc now,div busy,npc);
//wire [31:0]mux1 out;
//wire [31:0]mux2_out;
//wire [31:0]mux3 out;
//wire mc1,mc2,mc3;
//wire mc4,mc5,mc6,mc7;
wire[31:0]ll out;
wire[31:0]ext18 out;
wire[31:0]add1_out;
//wire [4:0]Rsc;
//wire [4:0]Rdc;
//wire [4:0]Rtc;
wire [4:0]shamt;
wire [15:0]imm;
instr_decode decode(.inst(inst),.inst_chose(inst_c
hose),.Rsc(Rsc),.Rdc(Rdc),.Rtc(Rtc),.shamt(shamt),
.imm(imm));
```

```
wire[31:0] alu out;
//wire rf en;
wire is signed;
wire [31:0] Rs;
wire [31:0] cp0 out;
change inst change(.inst chose(inst chose),.alu re
s(alu out[0]),.div busy(div busy),
.MC1(mc1),.MC2(mc2),.MC3(mc3),.MC4(mc4),.MC5(mc5),
.MC6(mc6),.MC7(mc7),.MC8(mc8),.MC9(mc9),.MC10(mc10
),.MC11(mc11),.MC12(mc12),.MC13(mc13),.MC14(mc14),
.MC15(mc15),.MC16(mc16),
.DM_R(DM_R),.DM_W(DM_W),.rf_en(rf_en),.is_signed(i
s signed),.mul is signed(mul is signed),.mul work(
mul work),
.H R(H R),.L R(L R),.H W(H W),.L W(L W),.cp0 R(cp0)
R),.cp0 W(cp0 W),.exp(exp),.eret(eret),.cause(cau
se),
.div start(div start),.div is signed(div is signed
));
11 11_(.inst(inst),.pc(pc_now),.11_out(11_out));
EXT18 ext18(.EXT in(imm),.EXT18 out(ext18 out));
```

```
ADD add1(.A(ext18 out),.B(npc),.ADD out(add1 out))
MUX mux3(.A(ll_out),.B(add1_out),.flag(mc3),.mux_o
ut(mux3 out));
MUX mux1(.A(npc),.B(mux3 out),.flag(mc1),.mux out(
mux1 out));
MUX mux2(.A(mux1_out),.B(Rs),.flag(mc2),.mux_out(m
ux2 out));
MUX mux8(.A(mux2 out),.B(exc addr),.flag(mc8),.mux
out(mux8 out));
PC reg pc reg(.clk(clk),.rst(rst),.ena(1'b1),.data
in(mux8 out),.data out(pc now));
//assign pc now = rst?32'h0040 0000:npc;
wire[31:0]add2 out;
ADD add2(.A(pc_now),.B(4),.ADD_out(add2_out));//??
?8 还是 4♠?????
wire [31:0]ext5 out;
EXT5 ext5(.EXT_in(shamt),.EXT5_out(ext5_out));
//wire [31:0]ext16 out;
EXT16 ext16(.is signed(is signed),.EXT in(imm),.EX
T16 out(ext16 out));
```

```
wire [31:0] Rd;
wire [31:0] Rt;
//wire [31:0]mux5 out;
regfile cpu ref(.clk(clk),.ena(rf en),.rst(rst),.R
dc(Rdc),.Rd(mux12_out),.Rsc(Rsc),.Rtc(Rtc),.Rs(Rs)
,.Rt(Rt));
//wire [31:0]mux6 out;
//wire [31:0]mux7 out;
MUX mux6(.A(Rs),.B(ext5_out),.flag(mc6),.mux_out(m
ux6 out));
MUX mux7(.A(Rt),.B(ext16_out),.flag(mc7),.mux_out(
mux7_out));
ALU alu(.rst(rst),.a(mux6 out),.b(mux7 out),.aluc(
inst_chose),.r(alu_out),.zero(zero),.carry(carry),
.negative(negative),.overflow(overflow));
//wire [31:0]mux4 out;
MUX mux4(.A(DM_out),.B(alu_out),.flag(mc4),.mux_ou
t(mux4_out));
```

```
MUX mux5(.A(mux4 out),.B(add2 out),.flag(mc5),.mux
_out(mux5_out));
HILO ho(.hi in(mux13 out),.lo in(mux14 out),.rst(r
st),.ena(1),.H R(H R),.L R(L R),.H W(H W),.L W(L W
),.hi_out(hi_out),.lo_out(lo_out));
MUX mux9(.A(hi out),.B(lo out),.flag(mc9),.mux out
(mux9 out));
MUX mux10(.A(mux9_out),.B(rdata),.flag(mc10),.mux_
out(mux10 out));
MUX mux11(.A(mux5 out),.B(mux10 out),.flag(mc11),.
mux out(mux11 out));
MUX mux12(.A(r_l),.B(mux11_out),.flag(mc12),.mux_o
ut(mux12 out));
MUX mux13(.A(mux15 out),.B(Rs),.flag(mc13),.mux ou
t(mux13 out));
MUX mux14(.A(mux16 out),.B(Rs),.flag(mc14),.mux ou
t(mux14 out));
wire [31:0]status;
wire intr;
wire set;
```

```
wire timer int;
cp0 CP 0(.clk(clk),.rst(rst),.mfc0(cp0 R),.mtc0(cp
0_W),.pc(pc_now),.Rd(Rsc),.wdata(Rt),.expection(ex
p),
.eret(eret),.cause(cause),.intr(intr),.rdata(rdata
),.status(status),.timer int(timer int),.exc addr(
exc addr));
MULT mult(.clk(clk),.reset(rst),.mul is signed(mu
l_is_signed),.mul_work(mul_work),.a(Rs),.b(Rt),.z_
h(r h), z l(r l);
MUX mux15(.A(r_h),.B(div_r),.flag(mc15),.mux_out(m
ux15 out));
MUX mux16(.A(r l),.B(div q),.flag(mc16),.mux out(m
ux16_out));
DM in opera in opera(.inst chose(inst chose),.Rt(R
t),.alu out(alu out),.DM in(DM in));
DIV div (.dividend(Rs),.divisor(Rt),.start(div st
art),.clock(clk),.reset(rst),
.div_is_signed(div_is_signed),.q(div_q),.r(div_r),
.busy(div busy));
```

```
assign pc=pc_now;
assign DM_addr = (DM_R||DM_W)?alu_out:32'hz ;
endmodule
```

寄存器模块

```
module regfile (
    input clk,
    input ena,
    input rst,
    input [4:0] Rdc,
    input [31:0] Rd,
    input [4:0] Rsc,
    input [4:0] Rtc,
    output [31:0] Rs,
    output [31:0] Rt
);
    reg [31:0] array_reg[31:0];
    assign Rs = array_reg[Rsc];
    assign Rt = array_reg[Rtc];
```

```
always @(negedge clk or posedge rst)
begin
    if(rst)
    begin
        array_reg[0] <= 32'b0;
        array_reg[1] <= 32'b0;</pre>
        array_reg[2] <= 32'b0;
        array_reg[3] <= 32'b0;</pre>
        array_reg[4] <= 32'b0;
        array_reg[5] <= 32'b0;
        array_reg[6] <= 32'b0;
        array_reg[7] <= 32'b0;
        array_reg[8] <= 32'b0;</pre>
        array_reg[9] <= 32'b0;
        array_reg[10] <= 32'b0;
        array_reg[11] <= 32'b0;
        array reg[12] <= 32'b0;
        array_reg[13] <= 32'b0;
        array reg[14] <= 32'b0;
        array_reg[15] <= 32'b0;</pre>
        array_reg[16] <= 32'b0;</pre>
        array reg[17] <= 32'b0;
```

```
array_reg[18] <= 32'b0;</pre>
             array_reg[19] <= 32'b0;</pre>
             array_reg[20] <= 32'b0;</pre>
             array reg[21] <= 32'b0;
             array_reg[22] <= 32'b0;
             array_reg[23] <= 32'b0;</pre>
             array reg[24] <= 32'b0;
             array_reg[25] <= 32'b0;
             array_reg[26] <= 32'b0;
             array_reg[27] <= 32'b0;</pre>
             array_reg[28] <= 32'b0;
             array reg[29] <= 32'b0;
             array_reg[30] <= 32'b0;
             array_reg[31] <= 32'b0;</pre>
         end
         else if(ena && Rdc != 5'b0)
         begin
             array_reg[Rdc]<=Rd;</pre>
         end
    end
endmodule
```

ALU 模块:

```
timescale 1ns / 1ps
module ALU(
    input rst,
    input [31:0] a,
    input [31:0] b,
    input [5:0] aluc,
    output reg [31:0] r,
    output reg zero,
    output reg carry,
    output reg negative,
    output reg overflow
);
```

```
parameter ADD =0 ;
parameter
          ADDU=1;
parameter
         SUB=2;
parameter SUBU=3;
parameter AND=4 ;
parameter OR=5 ;
parameter
          XOR=6;
         NOR=7;
parameter
parameter SLT=8 ;
parameter SLTU=9 ;
parameter SLL=10 ;
         SRL=11 ;
parameter
         SRA=12 ;
parameter
parameter SLLV=13 ;
          SRLV=14;
parameter
parameter
         SRAV=15;
         JR= 16;
parameter
         ADDI=17;
parameter
         ADDIU=18;
parameter
         ANDI=19;
parameter
         ORI=20 ;
parameter
          XORI=21;
parameter
```

```
parameter
             LW=22 ;
   parameter SW=23 ;
   parameter BEQ=24;
   parameter BNE=25 ;
   parameter SLTI=26 ;
   parameter SLTIU=27 ;
   parameter
            LUI=28 ;
   parameter J=29 ;
   parameter JAL=30 ;
   parameter JALR=31;//跳转到寄存器的值 pc 加 4 放
入 31 号寄存器
   parameter
              BGEZ=32;
              LB=33;//取字节
   parameter
              LBU=34;//取字节无
   parameter
              LHU=35;//取半字(无符号
   parameter
              LH=36;//有
   parameter
              SB=37;//存字节
   parameter
              SH=38;//存半字
   parameter
              MFC0=39;
   parameter
              MFHI=40;
   parameter
   parameter
              MFLO=41;
              MTC0=42;
   parameter
```

```
parameter
               MTHI=43;
    parameter
               MTLO=44;
               SYSCALL=45;
    parameter
                ERET=46;//中断 cp0 statu cause
    parameter
               TEQ=47;
    parameter
                BREAK=48;
    parameter
               CLZ=49;//ALU
    parameter
               DIVU=50;//divu
    parameter
               DIV=51;//div
    parameter
    parameter
               MULT=52;
    parameter
               MULTU=53;
reg [35:0]t;
always@(*)
begin
    if(rst)
    begin
        zero=0;
        carry=0;
        negative=0;
        overflow=0;
        r=32'hz;
```

```
end
else
begin
    casex(aluc)
    ADDU , ADDIU:
    begin
        t<=a+b;
        r<=a+b;
        if(t>36'h0ffffffff)
             carry<=1;</pre>
        else
             carry<=0;
        if(r==0)
             zero=1;
        else
             zero=0;
        if(r[31]==1)
             negative=1;
        else
             negative=0;
    end
    ADD, ADDI, SW, LW, LB, LBU, LH, LHU, SB, SH:
```

```
begin
    r=$signed(a)+$signed(b);
    if(a[31]==0&&b[31]==0)
    begin
        t=a+b;
        if(t[31]==1)
            overflow=1;
        else
            overflow=0;
    end
    if(a[31]==1&&b[31]==1)
    begin
        t=a+b;
        if(t[31]==0)
            overflow=1;
        else
            overflow=0;
    end
    if(a[31]+b[31]==1)
        overflow=0;
    if(r==0)
        zero=1;
```

```
else
        zero=0;
    if(r[31]==1)
        negative=1;
    else
        negative=0;
end
SUBU:
begin
    r=a-b;
    if(a>=b)
        carry=0;
    else
        carry=1;
    if(r==0)
        zero=1;
    else
        zero=0;
    if(r[31]==1)
        negative=1;
    else
        negative=0;
```

```
end
SUB:
begin
r=$signed(a)-$signed(b);
t=a-b;
if(a[31]==0&&b[31]==1)
begin
    if(t[31]==1)
         overflow<=1;
    else
         overflow<=0;
end
if(a[31]==1&&b[31]==0)
begin
    if(t[31]==0)
         overflow<=1;</pre>
    else
         overflow<=0;</pre>
end
if(!(a[31]^b[31]))
    overflow=0;
if(r==0)
```

```
zero<=1;
else
    zero<=0;
if(r[31]==1)
    negative<=1;</pre>
else
    negative<=0;</pre>
end
AND, ANDI:
begin
    r=a&b;
if(r==0)
    zero<=1;
else
    zero<=0;
if(r[31]==1)
    negative<=1;</pre>
else
    negative<=0;</pre>
end
OR,ORI:
begin
```

```
r=a|b;
if(r==0)
    zero<=1;
else
    zero<=0;
if(r[31]==1)
    negative<=1;</pre>
else
    negative<=0;</pre>
end
XOR,XORI:
begin
r<=a^b;
if(r==0)
    zero<=1;
else
    zero<=0;
if(r[31]==1)
    negative<=1;</pre>
else
    negative<=0;</pre>
end
```

```
NOR:
begin
r<=~(a|b);
if(r==0)
    zero<=1;
else
    zero<=0;
if(r[31]==1)
    negative<=1;</pre>
else
    negative<=0;</pre>
end
LUI:
begin
r<={b[15:0],16'b0};
if(r==0)
    zero<=1;
else
    zero<=0;
if(r[31]==1)
    negative<=1;</pre>
else
```

```
negative<=0;</pre>
end
//SLT
SLT, SLTI:
begin
r=($signed(a)<$signed(b))?1:0;
zero=(a==b)?1:0;
negative=(r==1)?1:0;
end
//SLTU
SLTU, SLTIU:
begin
r=(a<b)?1:0;
zero=(a==b)?1:0;
carry=(r==1)?1:0;
negative=r[31];
end
SRA, SRAV:
begin
r=$signed(b)>>>a;
zero=(r==0)?1:0;
negative=r[31];
```

```
carry=(a>0&&a<33)?b[a-1]:b[31];</pre>
end
SLL, SLLV:
begin
r=b<<a;
zero=(r==0)?1:0;
carry=(a>0&&a<33)?b[32-a]:0;</pre>
negative=r[31];
end
SRL, SRLV:
begin
r=b>>a;
zero=(r==0)?1:0;
carry=(a>0&&a<33)?b[a-1]:0;</pre>
negative=r[31];
end
BEQ, BNE, TEQ:
begin
if(a==b)
    r<=1;
else
    r<=0;
```

```
zero<=1;
end
BGEZ:
begin
    if(a[31]==0)
    begin
        r<=1;
    end
    else begin
        r<=0;
    end
end
CLZ:
begin
    if(a[31]==1)
        r<=0;
    else if(a[30]==1)
        r<=1;
    else if(a[29]==1)
        r<=2;
    else if(a[28]==1)
        r<=3;
```

```
else if(a[27]==1)
    r<=4;
else if(a[26]==1)
    r<=5;
else if(a[25]==1)
    r<=6;
else if(a[24]==1)
    r<=7;
else if(a[23]==1)
    r<=8;
else if(a[22]==1)
    r<=9;
else if(a[21]==1)
    r<=10;
else if(a[20]==1)
    r<=11;
else if(a[19]==1)
    r<=12;
else if(a[18]==1)
    r<=13;
else if(a[17]==1)
    r<=14;
```

```
else if(a[16]==1)
    r<=15;
else if(a[15]==1)
    r<=16;
else if(a[14]==1)
    r<=17;
else if(a[13]==1)
    r<=18;
else if(a[12]==1)
    r<=19;
else if(a[11]==1)
    r<=20;
else if(a[10]==1)
    r<=21;
else if(a[9]==\overline{1})
    r<=22;
else if(a[8]==1)
    r<=23;
else if(a[7]==1)
    r<=24;
else if(a[6]==1)
    r<=25;
```

```
else if(a[5]==1)
                 r<=26;
            else if(a[4]==1)
                 r<=27;
            else if(a[3]==1)
                 r<=28;
            else if(a[2]==1)
                 r<=29;
            else if(a[1]==1)
                 r<=30;
            else if(a[0]==1)
                 r<=31;
            else
                 r<=32;
        end
        default:
            r=32'hz;
        endcase
    end
end
endmodule
```

根据指令提取信息模块:

```
timescale 1ns / 1ps
module instr_decode (
    input [31:0]inst,
    output reg [5:0]inst_chose,
    output reg [4:0]Rsc,
    output reg [4:0]Rdc,
    output reg [4:0]Rtc,
    output reg[4:0]shamt,
    output reg [15:0]imm
);
    parameter ADD =0 ;
    parameter ADDU=1 ;
    parameter SUB=2 ;
    parameter SUBU=3 ;
    parameter AND=4;
    parameter OR=5;
              XOR=6;
    parameter
              NOR=7;
    parameter
              SLT=8;
    parameter
```

```
parameter
          SLTU=9;
          SLL=10;
parameter
         SRL=11 ;
parameter
parameter SRA=12 ;
parameter SLLV=13 ;
          SRLV=14 ;
parameter
          SRAV=15;
parameter
         JR= 16;
parameter
         ADDI=17;
parameter
parameter ADDIU=18 ;
         ANDI=19;
parameter
         ORI=20 ;
parameter
         XORI=21;
parameter
         LW=22 ;
parameter
parameter SW=23 ;
         BEQ=24 ;
parameter
         BNE=25 ;
parameter
parameter SLTI=26 ;
parameter SLTIU=27 ;
         LUI=28 ;
parameter
         J=29 ;
parameter
          JAL=30 ;
parameter
```

```
JALR=31;//跳转到寄存器的
   parameter
�?? pc�??4 放入 31 号寄存器
   parameter
              BGEZ=32;
   parameter LB=33;//取字�??
              LBU=34;//取字节无
   parameter
              LHU=35;//取半字(无符�??
   parameter
              LH=36;//�??
   parameter
   parameter SB=37;//存字�??
   parameter SH=38;//存半�??
              MFC0=39;
   parameter
              MFHI=40;
   parameter
   parameter
              MFLO=41;
              MTC0=42;
   parameter
   parameter
              MTHI=43;
   parameter
              MTL0=44;
              SYSCALL=45;
   parameter
              ERET=46;//中断 cp0 statu cause
   parameter
              TEQ=47;
   parameter
   parameter
              BREAK=48;
              CLZ=49;//ALU
   parameter
              DIVU=50;//divu
   parameter
              DIV=51;//div
   parameter
```

```
MUL=52;
    parameter
    parameter
                MULTU=53;
always \overline{@(*)}
begin
    if(inst[31:26]==6'b0000 00)
    begin
        case(inst[5:0])
        6'b1000_00:inst_chose=0;
        6'b1000 01:inst chose=1;
        6'b1000_10:inst_chose=2;
        6'b1000 11:inst chose=3;
        6'b1001 00:inst chose=4;
        6'b1001_01:inst_chose=5;
        6'b1001 10:inst chose=6;
        6'b1001 11:inst chose=7;
        6'b1010_10:inst_chose=8;
        6'b1010 11:inst chose=9;
        6'b0000 00:inst chose=10;
        6'b0000 10:inst chose=11;
        6'b0000_11:inst_chose=12;
        6'b0001 00:inst chose=13;
        6'b0001 10:inst chose=14;
```

```
6'b0001 11:inst chose=15;
    6'b0010 00:inst chose=16;
    6'b0010 01:inst chose=31;
    6'b0100 00:inst chose=MFHI;
    6'b0100 10:inst chose=MFLO;
    6'b0100_01:inst_chose=MTHI;
    6'b0100 11:inst chose=MTLO;
    6'b0011_00:inst_chose=SYSCALL;
    6'b1101 00:inst chose=TEQ;
    6'b0011_01:inst_chose=BREAK;
    6'b0110 01:inst chose=MULTU;
    6'b0110 11:inst chose=DIVU;
    6'b0110_10:inst_chose=DIV;
    default:inst chose=inst[31:26];
    endcase
end
else
begin
    if(inst[31:21]==11'b0100 0000 000)
        inst chose=MFC0;
    else if(inst[31:21]==11'b0100_0000_100)
        inst chose=MTC0;
```

```
else if(inst[31:21]==11'b0100_0010_000)
            inst chose=ERET;
        else if(inst[31:26]==6'b0111 00&&inst[5:0]
==6'b1000 00)
            inst chose=CLZ;
        else
        begin
            case (inst[31:26])
                6'b0010 00:inst chose=17;
                6'b0010_01:inst_chose=18;
                6'b0011 00:inst chose=19;
                6'b0011 01:inst chose=20;
                6'b0011_10:inst_chose=21;
                6'b1000 11:inst chose=22;
                6'b1010 11:inst chose=23;
                6'b0001 00:inst chose=24;
                6'b0001 01:inst chose=25;
                6'b0010 10:inst chose=26;
                6'b0010 11:inst chose=27;
                6'b0011 11:inst chose=28;
                6'b0000_10:inst_chose=29;
                6'b0000 11:inst chose=30;
```

```
6'b0000 01:inst chose=BGEZ;
                 6'b1000 00:inst chose=LB;
                6'b1001 00:inst chose=LBU;
                6'b1001 01:inst chose=LHU;
                6'b1010 00:inst chose=SB;
                 6'b1010 01:inst chose=SH;
                 6'b1000 01:inst chose=LH;
                6'b0111_00:inst_chose=MUL;
                 default:inst chose=5'bz;
            endcase
        end
    end
    if(inst_chose==MTC0||inst_chose==MFC0)
        Rsc<=inst[15:11];</pre>
    else if (inst chose==BGEZ||(inst chose>=LB&&in
st_chose<=LH)||(inst_chose==MTHI||inst_chose==MTLO</pre>
||inst chose==TEQ)||inst chose==CLZ||inst chose==M
UL||inst chose==MULTU||inst chose==DIV||inst chose
==DIVU)
    begin
        Rsc<=inst[25:21];</pre>
```

```
end
    else if (((inst[31:26]!=6'b0000 00 && inst[31:
26]!=6'b0000 10 && inst[31:26]!=6'b0000 11
st[31:26]!=6'b0011 11) || (inst[31:26]==6'b0000 00
 && inst[5:0]!=6'b0000 00 &&inst[5:0]!=6'b0000 10
&& inst[5:0]!=6'b0000 11))||inst chose==JALR)
    begin
        Rsc<=inst[25:21];</pre>
    end
    else
    begin
        Rsc<=6'bz;
    end
    if(inst_chose==SB||inst_chose==SH||inst_chose=
=MTC0||inst chose==TEQ||inst chose==MUL||inst chos
e==MULTU||inst chose==DIV||inst chose==DIVU)
        Rtc<=inst[20:16];</pre>
    else if ((inst[31:26]==6'b0000 00 && inst[5:0]
!=6'b0010 00)||inst[31:26]==6'b0001 00||inst[31:26
]==6'b0001_01||inst[31:26]==6'b1010_11)
    begin
```

```
Rtc<=inst[20:16];</pre>
    end
    else
    begin
         Rtc<=6'bz;</pre>
    end
    if(inst_chose==JALR)
    begin
         Rdc<=31;
    end
    else if(inst_chose==CLZ||inst_chose==MUL)
         Rdc<=inst[15:11];</pre>
    else if(inst_chose>=LB&&inst_chose<=LH||(inst_</pre>
chose==MFC0))
    begin
         Rdc<=inst[20:16];</pre>
    end
    else
    begin
         if((inst[31:26]==6'b0000_00 && inst[5:0]!=
6'b0010_00)||(inst_chose==MFHI||inst_chose==MFLO))
```

```
begin
             //Rdc<=inst[20:16];
             Rdc<=inst[15:11];</pre>
        end
        else if(inst[31:26]!=6'b0000_00&&inst[31:2
6]!=6'b0000_10&&inst[31:26]!=6'b0000_11&&inst[31:2
6]!=6'b1010_11&&inst_chose!=SB&&inst_chose!=SH)
        begin
             Rdc<=inst[20:16];</pre>
        end
        else if (inst[31:26]==6'b0000_11)
        begin
             Rdc=31;
        end
        else
        begin
             Rdc<=6'bz;
        end
    end
```

```
if(inst[31:26]==6'b0000_00 && (inst[5:0]==6'b0
000_00||inst[5:0]==6'b0000_10||inst[5:0]==6'b0000_
11))
   begin
       shamt<=inst[10:6];</pre>
   end
   else begin
       shamt <= 5'bz;</pre>
   end
   if ((inst[31:26]!=6'b0000_10 && inst[31:26]!=
ose>=LB && inst_chose<=SH))
   begin
       imm<=inst[15:0];</pre>
   end
   else
   begin
       imm<=16'bz;</pre>
   end
end
```

endmodule

根据指令进行信号赋值的模块:

```
timescale 1ns / 1ps
module change_inst (
    input[5:0] inst_chose,
    input alu_res,
    input div_busy,
    output MC1,
   output MC2,
    output MC3,
   output MC4,
    output MC5,
   output MC6,
   output MC7,
    output MC8,
    output MC9,
    output
           MC10,
   output MC11,
   output MC12,
   output MC13,
    output MC14,
```

```
output MC15,
    output MC16,
    output DM_R,
    output DM W,
    output rf_en,
    output is_signed,
    output mul_is_signed,
    output mul_work,
    output H_R,
    output L_R,
    output H_W,
    output L_W,
    output cp0_R,
    output cp0_W,
    output exp,
    output eret,
    output reg [4:0]cause,
    output div_start,
    output div_is_signed
);
    parameter ADD =0 ;
    parameter ADDU=1 ;
```

```
parameter
          SUB=2;
          SUBU=3;
parameter
         AND=4;
parameter
         OR=5 ;
parameter
          XOR=6;
parameter
parameter
          NOR=7;
parameter
         SLT=8;
parameter SLTU=9 ;
parameter SLL=10 ;
parameter SRL=11 ;
parameter SRA=12 ;
         SLLV=13;
parameter
         SRLV=14;
parameter
         SRAV=15;
parameter
parameter JR= 16;
parameter
         ADDI=17;
         ADDIU=18;
parameter
parameter
          ANDI=19;
parameter ORI=20 ;
          XORI=21;
parameter
         LW=22 ;
parameter
parameter
          SW=23 ;
```

```
parameter
             BEQ=24;
   parameter BNE=25 ;
   parameter SLTI=26 ;
   parameter SLTIU=27 ;
   parameter LUI=28 ;
   parameter J=29 ;
   parameter JAL=30 ;
   parameter JALR=31;//跳转到寄存器的值 pc 加 4 放
入31号寄存器
              BGEZ=32;
   parameter
              LB=33;//取字节
   parameter
              LBU=34;//取字节无
   parameter
   parameter LHU=35;//取半字(无符号
              LH=36;//有
   parameter
              SB=37;//存字节
   parameter
              SH=38;//存半字
   parameter
              MFC0=39;
   parameter
   parameter
              MFHI=40;
              MFLO=41;
   parameter
              MTC0=42;
   parameter
   parameter
              MTHI=43;
              MTLO=44;
   parameter
```

```
SYSCALL=45;
    parameter
                ERET=46;//中断 cp0 statu cause
    parameter
    parameter
                TEQ=47;
                BREAK=48;
    parameter
    parameter CLZ=49;//ALU
                DIVU=50;//divu
    parameter
                DIV=51;//div
    parameter
    parameter MUL=52;
    parameter MULTU=53;
    assign MC1 =((inst chose>=ADD && inst chose<=S</pre>
RAV) | (inst_chose>=ADDI && inst_chose<=SW) |
    (inst chose>=SLTI && inst chose<=LUI) ||(inst</pre>
chose==BEQ && !alu_res))||(inst_chose==BNE && alu_
res)||
    (inst_chose==BGEZ && !alu_res)||(inst_chose>=L
B);
    assign MC2 =((inst chose>=ADD && inst chose<=S</pre>
RAV) || (inst chose>=ADDI && inst chose<=SW) ||
    inst chose==BEQ || inst chose==BNE ||(inst cho
se>=SLTI && inst chose<=LUI)||inst chose==J ||
    inst_chose==JAL||inst_chose>=BGEZ);
```

```
assign MC3 = ((inst_chose==BEQ && !alu_res))||
((inst chose==BNE && alu res))||inst chose==J
    ||inst chose==JAL||(inst chose==BGEZ && !alu r
es);
    assign MC4 = (inst chose==LW||(inst chose>=LB&
&inst chose<=LH));</pre>
    assign MC5 =((inst chose>=ADD && inst chose<=S</pre>
RAV)||(inst chose>=ADDI && inst chose<=XORI)|| ins
t chose==LW||(inst chose>=SLTI && inst chose<=LUI)
||(inst chose>=LB&&inst chose<=LH)||inst chose==CL</pre>
Z) ;
    assign MC6 =(inst chose>=ADD && inst chose<=SL</pre>
TU)|| (inst_chose>=SLLV && inst_chose<=SRAV)||(ins
t chose>=ADDI && inst chose<=SLTIU)||(inst chose==
BGEZ||(inst chose>=LB && inst chose<=SH)||inst cho
se==TEQ||inst chose==CLZ);
    assign MC7 = (inst chose>=ADD && inst chose<=S</pre>
RAV)||inst chose==BEQ||inst chose==BNE||inst chose
==TEQ;
    assign MC8 =!(inst chose==ERET||inst chose==SY
SCALL||inst chose==BREAK||(inst chose==TEQ&&alu re
s));
```

```
assign MC9 = (inst chose==MFHI) ;
    assign MC10 = (inst_chose==MFHI||inst_chose==M
FLO);
    assign MC11 = !(inst chose==MFHI||inst chose==
MFLO||inst chose==MFC0);
    assign MC12 = (inst chose==MUL);//!(inst chose
==MFHI||inst chose==MFLO);
    assign MC13 = !(inst chose==MTHI);
    assign MC14 = !(inst chose==MTLO);
    assign MC15 = (inst chose==MUL||inst chose==MU
LTU);
    assign MC16 = (inst chose==MUL||inst chose==MU
LTU);
    assign DM R = (inst chose==LW||inst chose==LB|
|inst chose==LH||inst chose==LHU||inst chose==LBU)
    assign DM_W = (inst_chose==SW||inst_chose==SB|
inst chose==SH);
    assign rf en =((inst chose>=ADD && inst chose
=SRAV) || (inst_chose>=ADDI && inst_chose<=LW)||
```

```
(inst_chose>=SLTI && inst_chose<=LUI)||inst_ch</pre>
ose==JAL||inst chose==JALR||(inst chose>=LB&&inst
chose<=LH)||
    (inst chose>=MFC0&&inst chose<=MFL0) | inst cho
se==CLZ||inst chose==MUL);
    assign is signed=!((inst chose>=ANDI)&&(inst c
hose<=SW));
    assign H_R = (inst_chose==MFHI);
    assign L R = (inst chose==MFLO);
    assign H W = (inst chose==MTHI||inst chose==MU
L||inst chose==MULTU||inst chose==DIV||inst chose=
=DIVU);
    assign L W = (inst chose==MTLO||inst chose==MU
L||inst chose==MULTU||inst chose==DIV||inst chose=
=DIVU);
    assign cp0 R=(inst chose==MFC0);
    assign cp0 W =(inst chose==MTC0);
    assign exp = (inst chose==SYSCALL||inst chose=
=BREAK||(inst chose==TEQ&&alu res));
    assign eret = (inst chose==ERET);
    assign mul_is_signed = (inst_chose==MUL);
```

```
assign mul_work = (inst_chose==MUL||inst_chose
==MULTU);
    assign div_start =(inst_chose==DIV||inst_chose
==DIVU)&&!div busy;
    assign div_is_signed =(inst_chose==DIV) ;
    always @(*)
    begin
    if(inst_chose==SYSCALL)
        cause<=5'b1000;
    else if(inst_chose==BREAK)
        cause<=5'b1001;</pre>
    else if(inst chose==TEQ&&alu res)
        cause<=5'b1101;</pre>
    end
endmodule
```

内存模块:

```
`timescale 1ns / 1ps

module DMEM (
   input clk,
   input ena,
   input DM_R,
```

```
input
           DM_W,
   input [31:0]addr,
   input [31:0]d_addr,
   input [31:0]DM in,
   input [5:0]inst chose,
   output reg [31:0]DM_out
);
   parameter LW=22 ;
   parameter SW=23 ;
   parameter LB=33;//取字节
   parameter LBU=34;//取字节无
   parameter LHU=35;//取半字(无符号
   parameter LH=36;//有
   parameter SB=37;//存字节
   parameter SH=38;//存半字
   reg [31:0] DM_data[640:0];//[31:0];
   always @(*)//(negedge clk)// or negedge ena)
   begin
       if (DM W)
       begin
           DM_data[d_addr]<=DM_in;</pre>
       end
```

```
if(DM_R)
        begin
             if(inst chose==LW)
                 DM_out<=DM_data[d_addr];</pre>
             else if(inst_chose==LHU)
             begin
                 if(addr[1:0]==2'b00)
                     DM_out<={16'b0,DM_data[d_addr]</pre>
[15:0]};
                 else if(addr[1:0]==2'b10)
                     DM out<={DM data[d addr][31:16
],16'b0};
             end
             else if(inst_chose==LH)
             begin
                 if(addr[1:0]==2'b00)
                 begin
                     if(DM_data[d_addr][15]==1)
                          DM_out<={16'hffff,DM_data[</pre>
d_addr][15:0]};
                     else begin
```

```
DM_out<={16'b0,DM_data[d_a
ddr][15:0]};
                     end
                 end
                 else if(addr[1:0]==2'b10)
                 begin
                     if(DM_data[d_addr][31]==1)
                         DM_out<={16'hffff,DM_data[</pre>
d_addr][31:16]};
                     else begin
                         DM_out<={16'b0,DM_data[d_a
ddr][31:16]};
                     end
                 end
            end
            else if(inst_chose==LB)
            begin
                 if(addr[1:0]==2'b00)
                 begin
                     if(DM_data[d_addr][7]==1)
                         DM_out<={24'hffffff,DM_dat
a[d_addr][7:0]};
```

```
else
                         DM_out<={24'b0,DM_data[d_a
ddr][7:0]};
                end
                else if(addr[1:0]==2'b01)
                begin
                    if(DM_data[d_addr][15]==1)
                         DM_out<={24'hffffff,DM_dat
a[d_addr][15:8]};
                    else
                         DM_out<={24'b0,DM_data[d_a
ddr][15:8]};
                end
                else if(addr[1:0]==2'b10)
                begin
                    if(DM_data[d_addr][23]==1)
                         DM_out<={24'hffffff,DM_dat
a[d_addr][23:16]};
                    else
                         DM_out<={24'b0,DM_data[d_a
ddr][23:16]};
                end
```

```
else if(addr[1:0]==2'b11)
                 begin
                     if(DM_data[d_addr][31]==1)
                          DM_out<={24'hffffff,DM_dat
a[d_addr][31:24]};
                     else
                          DM_out<={24'b0,DM_data[d_a
ddr][31:24]};
                 end
             end
             else if(inst_chose==LBU)
             begin
                 if(addr[1:0]==2'b00)
                 begin
                     DM_out<={24'b0,DM_data[d_addr]</pre>
[7:0]};
                 end
                 else if(addr[1:0]==2'b01)
                 begin
                     DM_out<={24'b0,DM_data[d_addr]</pre>
[15:8]};
                 end
```

```
else if(addr[1:0]==2'b10)
                  begin
                      DM_out<={24'b0,DM_data[d_addr]</pre>
[23:16]};
                  end
                  else if(addr[1:0]==2'b11)
                  begin
                      DM_out<={24'b0,DM_data[d_addr]</pre>
[31:24]};
                  end
             end
         end
         else begin
             DM_out<=32'hz ;</pre>
         end
    end
endmodule
```

5位数拓展模块:

```
module EXT5 (
    input [4:0]EXT_in,
    output [31:0]EXT5_out
);
```

```
assign EXT5_out ={27'b0000_0000_0000_0000
_0000_00,EXT_in} ;
endmodule
```

16 位数拓展模块:

```
module EXT16 (
    input is_signed,
    input [15:0]EXT_in,
    output [31:0]EXT16_out
);
    assign EXT16_out =is_signed && EXT_in[15]?{16'
b1111_1111_1111_1111,EXT_in}:{16'b0000_0000_0000_0
000,EXT_in};
endmodule
```

18 位数拓展模块:

```
module EXT18 (
    input [15:0]EXT_in,
    output [31:0]EXT18_out
);
    assign EXT18_out =EXT_in[15]?{14'b1111_1111_11
11_11,EXT_in,2'b00}:{14'b0000_0000_0000_00,EXT_in,
2'b00};
endmodule
```

加法模块:

```
module ADD (
    input [31:0]A,
    input [31:0]B,
    output [31:0]ADD_out
);
    assign ADD_out =A + B;
endmodule
```

拼接模块:

```
module 11 (
    input [31:0]inst,
    input [31:0]pc,
    output [31:0]ll_out
);
    assign ll_out ={pc[31:28],inst[25:0],2'b00};
endmodule
```

二路选择器模块:

```
module MUX (
   input[31:0] A,
   input[31:0] B,
   input flag,
   output[31:0]mux_out
```

```
);
    assign mux_out=flag?A:B;
endmodule
```

NPC 模块:

```
module NPC (
    input [31:0]data_in,
    output [31:0]data_out
);
    assign data_out =data_in + 4;
endmodule
```

PC 寄存器模块:

```
`timescale 1ns / 1ps

module PC_reg (
    input clk,
    input ena,
    input rst,
    input [31:0]data_in,
    output reg [31:0]data_out
);
    always @ (posedge rst or negedge clk) begin
    if (rst) begin
```

对于 SB、SH 这种需要处理的

```
`timescale 1ns / 1ps
module DM_in_opera (
   input [5:0]inst_chose,
   input [31:0]Rt,
   input [31:0]alu_out,
   output reg [31:0]DM_in
);
   parameter LW=22;
   parameter SW=23 ;
   parameter LB=33;//取字�?
   parameter LBU=34;//取字节无
   parameter LHU=35;//取半字(无符�?
   parameter LH=36;//?
   parameter SB=37;//存字�?
```

```
parameter SH=38;//存半�?
always @(*)
begin
    if(inst chose==SW)
        DM in<=Rt;</pre>
    else if(inst chose==SH)
    begin
        if(alu_out[1:0]==2'b00)
             DM in<={16'b0,Rt[15:0]};</pre>
        else if(alu out[1:0]==2'b10)
             DM in<={Rt[15:0],16'b0};
    end
    else if(inst_chose==SB)
    begin
        if(alu out[1:0]==2'b00)
             DM in<={24'b0,Rt[7:0]};</pre>
        else if(alu out[1:0]==2'b01)
             DM in<={16'b0,Rt[7:0],8'b0};
        else if(alu out[1:0]==2'b10)
             DM in<={8'b0,Rt[7:0],16'b0};</pre>
        else if(alu_out[1:0]==2'b11)
             DM in<=\{Rt[7:0], 24'b0\};
```

```
end
else
    DM_in<=32'bz;
end
endmodule</pre>
```

CPO 模块

```
`timescale 1ns / 1ps
module cp0 (
    input clk,
    input rst,
    input mfc0,
    input mtc0,
    input [31:0]pc,
    input [4:0]Rd,
    input [31:0]wdata,
    input expection,
    input eret,
    input [4:0]cause,
    input intr,
    output [31:0]rdata,
```

```
output [31:0]status,
    output reg timer_int,
    output [31:0]exc_addr
);
    parameter STATUS=12;
    parameter CAUSE=13;
    parameter EPC=14;
    parameter STATUS_SYSCALL=8;
    parameter STATUS_BREAK=9;
    parameter STATUS_TEQ=10;
    parameter SYSCALL = 5'b1000;
    parameter BREAK = 5'b1001;
    parameter TEQ = 5'b1101;
    reg [31:0] cp0_register[31:0];
    assign rdata=(mfc0||eret)?cp0_register[Rd]:32'
bz;//
    assign status=cp0_register[STATUS];
    assign exc_addr=expection?32'h00400004:(eret?c
p0_register[EPC]:32'hz);
```

```
always @ (posedge clk or posedge rst)//
     begin
         if(rst)
         begin
              cp0_register[0] <= 32'b0;</pre>
              cp0 register[1] <= 32'b0;</pre>
              cp0_register[2] <= 32'b0;</pre>
              cp0 register[3] <= 32'b0;</pre>
              cp0_register[4] <= 32'b0;</pre>
              cp0 register[5] <= 32'b0;</pre>
              cp0 register[6] <= 32'b0;</pre>
              cp0_register[7] <= 32'b0;</pre>
              cp0_register[8] <= 32'b0;</pre>
              cp0 register[9] <= 32'b0;</pre>
              cp0_register[10] <= 32'b0;</pre>
              cp0 register[11] <= 32'b0;</pre>
              cp0 register[12] <= 32'b00000000111000</pre>
00001;
              cp0_register[13] <= 32'b0;</pre>
              cp0_register[14] <= 32'b0;</pre>
              cp0 register[15] <= 32'b0;</pre>
```

```
cp0_register[16] <= 32'b0;</pre>
     cp0_register[17] <= 32'b0;</pre>
     cp0_register[18] <= 32'b0;</pre>
     cp0_register[19] <= 32'b0;</pre>
     cp0_register[20] <= 32'b0;</pre>
     cp0_register[21] <= 32'b0;</pre>
     cp0_register[22] <= 32'b0;</pre>
     cp0_register[23] <= 32'b0;</pre>
     cp0_register[24] <= 32'b0;</pre>
     cp0_register[25] <= 32'b0;</pre>
     cp0_register[26] <= 32'b0;</pre>
     cp0_register[27] <= 32'b0;</pre>
     cp0_register[28] <= 32'b0;</pre>
     cp0_register[29] <= 32'b0;</pre>
     cp0_register[30] <= 32'b0;</pre>
     cp0_register[31] <= 32'b0;</pre>
end
else
begin
     if(mtc0)
     begin
     cp0_register[Rd] <= wdata;</pre>
```

```
end
             if(expection)
             begin
                  cp0_register[CAUSE][6:2]<=cause;</pre>
                  cp0_register[STATUS]<={cp0_registe</pre>
r[STATUS][26:0],5'b0};
                  cp0_register[EPC]<=pc+32'h4;</pre>
             end
             else
             if(eret)
             begin
                  cp0_register[STATUS]<=cp0_register</pre>
[STATUS]>>5;
             end
         end
    end
endmodule //cpo0
```

HILO 模块

```
`timescale 1ns / 1ps
module HILO (
```

```
input [31:0] hi_in,
    input [31:0] lo_in,
    input rst,
    input ena,
    input H_R,
    input L_R,
    input H_W,
    input L_W,
    output [31:0] hi_out,
    output [31:0] lo_out
);
    reg [31:0]hi;
    reg [31:0]lo;
    assign hi_out =H_R?hi:32'hz;
    assign lo_out =L_R?lo:32'hz;
    always @(*)
    begin
        if(rst)
        begin
            hi<=0;
            lo<=0;
        end
```

```
else
begin
    if(H_W)
    begin
        hi<=hi_in;//hi_in;
    end
    if(L_W)
    begin
        lo<=lo_in;
    end
    end
end
end
end</pre>
```

乘法器模块

```
`timescale 1ns / 1ps

/*module MULTU2(
    input clk,
    input reset,
    input [1:0]a,
    input [1:0]b,
    output [3:0]z
```

```
);
    reg [3:0]t0,t1;
    always@(*)
    if(reset)
    begin
        t0<=0;
        t1<=0;
    end
    else
    begin
        t0<=b[0]?{2'b0,a}:4'b0;
        t1<=b[1]?{1'b0,a,1'b0}:4'b0;
    end
    assign z = t0+t1;
endmodule
module MULTU4(
    input clk,
    input reset,
    input [3:0]a,
    input [3:0]b,
    output [7:0]z
```

```
wire [3:0]s1,s2,s3,s4;
    MULTU2 uut0(clk,reset,a[3:2],b[3:2],s1);
    MULTU2 uut1(clk,reset,a[3:2],b[1:0],s2);
    MULTU2 uut2(clk,reset,a[1:0],b[3:2],s3);
    MULTU2 uut3(clk,reset,a[1:0],b[1:0],s4);
    assign z = \{s1,4'b0\}+\{2'b0,s2,2'b0\}+\{2'b0,s3,2'b0\}
'b0}+{4'b0,s4};
endmodule*/
module MULTU4(
    input clk,
    input reset,
    input [3:0]a,
    input [3:0]b,
    output [7:0]z
    );
    reg [7:0]t0,t1,t2,t3,add1,add2;
    reg f;
    always@(posedge clk or posedge reset)
    if(reset)
    begin
```

```
f <= 0;
        t0<=0;
        t1<=0;
        t2<=0;
        t3<=0;
        add1<=0;
        add2<=0;
    end
    else
    begin
        t0 <= b[0] ? {4'b0,a} :8'b0;
        t1 <= b[1] ? {3'b0,a,1'b0} :8'b0;
        t2 <= b[2] ? {2'b0,a,2'b0} :8'b0;
        t3 <= b[3] ? {1'b0,a,3'b0} :8'b0;
        f<=1;
    end
    assign z = f ? t0+t1+t2+t3 : 8'b0;
endmodule
module MULTU8(
    input clk,
    input reset,
```

```
input [7:0]a,
    input [7:0]b,
    output [15:0]z
    );
    wire [7:0]s1,s2,s3,s4;
    MULTU4 uut0(clk,reset,a[7:4],b[7:4],s1);
    MULTU4 uut1(clk,reset,a[7:4],b[3:0],s2);
    MULTU4 uut2(clk,reset,a[3:0],b[7:4],s3);
    MULTU4 uut3(clk,reset,a[3:0],b[3:0],s4);
    assign z = \{s1,8'b0\}+\{4'b0,s2,4'b0\}+\{4'b0,s3,4'b0\}
'b0}+{8'b0,s4};
endmodule
module MULTU16(
    input clk,
    input reset,
    input [15:0]a,
    input [15:0]b,
    output [31:0]z
    );
    wire [15:0]s1,s2,s3,s4;
    MULTU8 uut0(clk,reset,a[15:8],b[15:8],s1);
```

```
MULTU8 uut1(clk,reset,a[15:8],b[7:0],s2);
    MULTU8 uut2(clk,reset,a[7:0],b[15:8],s3);
    MULTU8 uut3(clk,reset,a[7:0],b[7:0],s4);
    assign z = \{s1,16'b0\}+\{8'b0,s2,8'b0\}+\{8'b0,s3,
8'b0}+{16'b0,s4};
endmodule
module MULTU32(
    input clk,
    input reset,
    input [31:0]a,
    input [31:0]b,
    output [63:0]z
    );
    wire [31:0]s1,s2,s3,s4;
    MULTU16 uut0(clk,reset,a[31:16],b[31:16],s1);
    MULTU16 uut1(clk,reset,a[31:16],b[15:0],s2);
    MULTU16 uut2(clk,reset,a[15:0],b[31:16],s3);
    MULTU16 uut3(clk,reset,a[15:0],b[15:0],s4);
    assign z = \{s1,32'b0\}+\{16'b0,s2,16'b0\}+\{16'b0,
s3,16'b0}+{32'b0,s4};
endmodule
```

```
module MULT_ (
    input clk,
    input reset,
    input mul is signed,
    input mul work,
    input [31:0]a,
    input [31:0]b,
    output [31:0]z h,
    output [31:0]z l
);
   wire [63:0]s1,s2,s3,s4;
   wire [127:0]temp;
   wire [31:0]ta,tb;
   wire [31:0]aa;
   wire [31:0]bb;
    assign aa =mul work?a:32'hz;
    assign bb =mul work?b:32'hz;
    assign ta={a[31],a[31],a[31],a[31],a[31]
,a[31],a[31],a[31],a[31],a[31],a[31],a[31],a
[31],a[31],a[31],a[31],a[31],a[31],a[31],a[31],a[3
```

```
1],a[31],a[31],a[31],a[31],a[31],a[31],a[31]
,a[31]};
    assign tb=\{b[31],b[31],b[31],b[31],b[31],b[31]
,b[31],b[31],b[31],b[31],b[31],b[31],b[31],b[31],b
[31],b[31],b[31],b[31],b[31],b[31],b[31],b[31],b[31]
1],b[31],b[31],b[31],b[31],b[31],b[31],b[31]
,b[31]};
    MULTU32 uut0(clk,reset,ta,tb,s1);
    MULTU32 uut1(clk,reset,ta,bb,s2);
    MULTU32 uut2(clk,reset,aa,tb,s3);
    MULTU32 uut3(clk,reset,aa,bb,s4);
    assign temp = \{s1,64'b0\}+\{32'b0,s2,32'b0\}+\{32'b0\}
b0,s3,32'b0}+{64'b0,s4};
    assign z l=mul is signed? temp[31:0]:s4[31:0];
    assign z h =mul is signed?temp[63:32]:s4[63:32
];
endmodule
```

有符号除法器模块

```
`timescale 1ns / 1ps

module DIV(
   input [31:0] dividend,
```

```
input [31:0] divisor,
    input start,
    input clock,
    input reset,
    output [31:0] q,
    output [31:0] r,
    output reg busy
    );
    reg [5:0] count;
    wire ready;
    reg [31:00] reg_q;
    reg [31:00] reg_r;
    reg [31:00] reg_b;
    wire [31:00] reg_r2;
    reg r_sign,sign;
    wire [32:0] temp=r_sign?({reg_r,reg_q[31]}+{1'
b0,reg b}):
                                 ({reg_r,reg_q[31]}
-{1'b0,reg_b});
    assign reg_r2=r_sign?reg_r+reg_b:reg_r;
    assign r=dividend[31]?(~reg_r2+1):reg_r2;
```

```
assign q=(divisor[31]^dividend[31])?(~reg_q+1)
:reg_q;
    always @(posedge clock or posedge reset)begin
    if(reset)begin
         count<=0;</pre>
         busy<=0;</pre>
    end
    else begin
         if(start)begin
              r_sign<=0;
              reg r<=32'b0;
              if(dividend[31]==1) begin
                  reg_q<=~dividend+1;</pre>
              end
              else reg_q<=dividend;</pre>
              if(divisor[31]==1)begin
                  reg b<=~divisor+1;</pre>
              end
              else reg_b<=divisor;</pre>
              count<=0;</pre>
              busy<=1;</pre>
```

```
end
else if(busy)begin
    reg_q<={reg_q[30:0],~temp[32]};
    r_sign<=temp[32];
    reg_r<=temp[31:0];
    count<=count+1;
    if(count==31)busy<=0;
    end
end
end
end
end
end
end</pre>
```

无符号除法器模块

```
`timescale 1ns / 1ps

module DIVU(
input [31:0]dividend, //被除数
input [31:0]divisor, //除数
input start, //启动除法运算
input clock,
input reset,
output [31:0]q, //商
output [31:0]r, //余数
```

```
output reg busy //除法器忙标志
);
reg[5:0]count;
reg [31:0] reg q;
reg [31:0] reg_r;
reg [31:0] reg_b;
wire [32:0] temp ={reg_r,reg_q[31]} - {1'b0,reg_b}
;//进行减法
assign r = reg_r;
assign q = reg_q;
always @ (posedge clock or posedge reset)begin
if (reset == 1) begin //重置
count <=3'b0;
busy <= 0;
end else begin
if (start) begin //开始除法运算,初始化
reg r <= 32'b0;
reg_q <= dividend;</pre>
reg b <= divisor;</pre>
count <= 5'b0;
busy <= 1'b1;
end else if (busy) begin //循环操作
```

```
reg_r <= temp[32]?{reg_r[30:0],reg_q[31]}:temp[31:0];//部分余数
reg_q <= temp[32]?{reg_q[30:0],1'b0}:{reg_q[30:0],1'b1};
count <= count +1; //计数器加+1
if (count == 31) busy <= 0; //结束除法运算
end
end
end
end
end
endmodule
```

将无符号和有符号除法器整合在一起的模块

```
`timescale 1ns / 1ps

module DIV_ (
   input [31:0] dividend,
   input [31:0] divisor,
   input start,
   input clock,
   input reset,
   input div_is_signed,
   output [31:0] q,
   output [31:0] r,
```

```
output busy
);
    wire [31:0]q_s;
    wire [31:0]r s;
    wire [31:0]q_u;
    wire [31:0]r_u;
    wire busy_s,busy_u;
    DIV div(dividend, divisor, start, clock, reset, q_s
,r_s,busy_s);
    DIVU divu(dividend, divisor, start, clock, reset, q
u,r_u,busy_u);
    assign q =div is signed?q s:q u;
    assign r =div_is_signed?r_s:r_u;
    assign busy =div_is_signed?busy_s:busy_u;
endmodule
```

四、测试模块建模

```
`timescale 1ns / 1ps
module test;
```

```
reg [31:0]a;
wire [31:0]d;
IMEM im(a,d);
initial begin
a=32'h0040 0000;
end//*/
reg clk,rst;
wire [31:0]inst;
//wire [31:0]pc_in;
wire [31:0]DM out;
wire [31:0]pc;
//wire DM_chose;
//wire DM_R,DM_W;
//wire[31:0]DM_addr;
wire[31:0]DM in;
wire[31:0]im_addr;
wire mc1,mc2,mc3,mc4,mc5,mc6,mc7;
wire [31:0]mux1_out;
wire [31:0]mux2_out;
wire [31:0]mux3_out;
```

```
wire [31:0]mux4 out;
wire [31:0]mux5 out;
wire [31:0]mux6 out;
wire [31:0]mux7 out;
wire [4:0]Rsc;
wire [4:0]Rdc;
wire [4:0]Rtc;
wire rf en;
wire [31:0]ext16 out;
wire DM R,DM W;
wire [31:0]DM addr;
wire [4:0] inst chose;
integer file_open;
integer counter;
sccomp_dataflow sc(clk,rst,inst,pc);//,im_addr,mc1
,mc2,mc3,mc4,mc5,mc6,mc7,mux1 out,mux2 out,mux3 ou
t,mux4 out,mux5 out,mux6 out,mux7 out,Rsc,Rdc,Rtc,
rf en,ext16 out,DM R,DM W,DM addr,DM in,DM out,ins
t chose);
//CPU31 sccpu(clk,rst,inst,DM_out,pc,DM_chose,DM_R
,DM W,DM addr,DM in);
//PC_reg pc_r(clk,1,rst,pc_in,pc);
```

```
initial begin
    file_open = $fopen("output.txt", "w+");
        // Initialize Inputs
        clk = 0;
        rst = 1;
        //pc 初始值 32'h00400000
        //inst 初始值 32'h08100004
        // Wait 200 ns for global reset to finish
        #20;
        rst = 0;
    end
    always begin
    #3;
    clk = \sim clk;
    if(clk == 1'b1 && rst == 0)
    begin
```

```
$fdisplay(file_open, "pc: %h", sc.
pc);
                $fdisplay(file open, "instr: %h",
sc.inst);
                $fdisplay(file_open, "regfile0: %h
", sc.sccpu.cpu_ref.array_reg[0]);
                $fdisplay(file open, "regfile1: %h
', sc.sccpu.cpu_ref.array_reg[1]);
                $fdisplay(file_open, "regfile2: %h
", sc.sccpu.cpu_ref.array_reg[2]);
                $fdisplay(file_open, "regfile3: %h
", sc.sccpu.cpu ref.array reg[3]);
                $fdisplay(file_open, "regfile4: %h
', sc.sccpu.cpu ref.array reg[4]);
                $fdisplay(file open, "regfile5: %h
", sc.sccpu.cpu_ref.array_reg[5]);
                $fdisplay(file open, "regfile6: %h
", sc.sccpu.cpu_ref.array_reg[6]);
                $fdisplay(file_open, "regfile7: %h
", sc.sccpu.cpu_ref.array_reg[7]);
                $fdisplay(file_open, "regfile8: %h
  sc.sccpu.cpu ref.array reg[8]);
```


```
$fdisplay(file_open, "regfile9: %h
", sc.sccpu.cpu_ref.array_reg[9]);
                $fdisplay(file open, "regfile10: %
h", sc.sccpu.cpu ref.array reg[10]);
                $fdisplay(file open, "regfile11: %
h", sc.sccpu.cpu ref.array reg[11]);
                $fdisplay(file_open, "regfile12: %
h", sc.sccpu.cpu_ref.array_reg[12]);
                $fdisplay(file open, "regfile13: %
h", sc.sccpu.cpu ref.array reg[13]);
                $fdisplay(file open, "regfile14: %
h", sc.sccpu.cpu ref.array reg[14]);
                $fdisplay(file_open, "regfile15: %
h", sc.sccpu.cpu ref.array reg[15]);
                $fdisplay(file open, "regfile16: %
h", sc.sccpu.cpu ref.array reg[16]);
                $fdisplay(file open, "regfile17: %
h", sc.sccpu.cpu ref.array reg[17]);
                $fdisplay(file open, "regfile18: %
h", sc.sccpu.cpu ref.array reg[18]);
                $fdisplay(file_open, "regfile19: %
h", sc.sccpu.cpu ref.array reg[19]);
```

```
$fdisplay(file_open, "regfile20: %
h", sc.sccpu.cpu_ref.array_reg[20]);
                $fdisplay(file open, "regfile21: %
h", sc.sccpu.cpu ref.array reg[21]);
                $fdisplay(file open, "regfile22: %
h", sc.sccpu.cpu ref.array reg[22]);
                $fdisplay(file open, "regfile23: %
h", sc.sccpu.cpu_ref.array_reg[23]);
                $fdisplay(file open, "regfile24: %
h", sc.sccpu.cpu ref.array reg[24]);
                $fdisplay(file open, "regfile25: %
h", sc.sccpu.cpu ref.array reg[25]);
                $fdisplay(file_open, "regfile26: %
h", sc.sccpu.cpu ref.array reg[26]);
                $fdisplay(file open, "regfile27: %
h", sc.sccpu.cpu ref.array reg[27]);
                $fdisplay(file open, "regfile28: %
h", sc.sccpu.cpu ref.array reg[28]);
                $fdisplay(file open, "regfile29: %
h", sc.sccpu.cpu ref.array reg[29]);
                $fdisplay(file_open, "regfile30: %
h", sc.sccpu.cpu ref.array reg[30]);
```


```
$fdisplay(file_open, "regfile31: %
h", sc.sccpu.cpu_ref.array_reg[31]);
     end
    end
end
end
```

五、实验结果

前仿真截图,调试过程将大量结果都输出出来好检查:



按提交要求得到的前仿真截图:



将寄存器的内容用文件输出出来




可以在网站上AC

后仿真截图:




可以看到相比于前仿真后仿真上面每一个指令都相较于 PC 后移了一些位置,即加入了门电路的延迟。

得到的时序报告:



下板图片:



数码管显示的 PC 值能稳定在 004013d8 的原因是最后是陷入了 4013d4, 4013d8, 4013dc 的死循环, 这样数字叠加的结果就是如上了

六、心得

本实验是在原有 31 条单周期 CPU 的基础上得到的 54 条单周期 CPU, 画剩余 23 条指令的流程图就大概花费了半天的时间, 然后写这些并进行基础的测试花了大概 2 天, 写的过程是将指令一条一条往上加的, 过程虽然比较慢, 但感觉还比较扎实。后年为了提交去 debug 又大概花了 1 天的时间去找 bug, 找到了不限于选择器的指令赋值有错误, CPO 的 pc 读入读出有错误等等, 印象最深的是中断后往 cpO 存 pc, 因为原本是将 npc 的结果直接拿过来放入 cpO 相应的寄存器里面的, 但是这时候的 pc 的预备值已经变成了 04 只不过还没到下降沿读取而已, 所以 npc 的值也变成了 08, 即存入的变成了 08, 后来的解决办法就是将当前 pc 值传入, 然后在内部进行+4 存入。

后面又有后仿真和下板,在这里大概花了2天的时间去debug,主要是它综合一次实在是太慢了,从头开始到下板,大概需要20分钟的时间,所以debug就很慢,然后中途发现有些错误似乎是因为vivado缓存的原因,有时候一直搞不定但是就是有bug,这时候新建一个工程竟然就好了,感觉自己对vivado的理解还不够透彻。