BGN: 2191A P5 Q6

a. 3. The module only has the counter update on the rising edge of the clock signal or the reset signal.


Each LE only has one output which is able to be clocked in this way, and the counter is 3 bits wide, therefore there must be at least 3 LES

Assuming the D flip-flop reset signal is asynchronour. The clocked output is already immediately reset when the veset signal goes high, so with vespect to the reset signal we need to ensure that the doutput of all but the 3rd output LE stays as o and the 3rd goes to 1, so on the following clock cycle the latches will output 001

each at half the speed of the previous, to emulate counting - loggling so long as the enable signal is high and the reset is low

Therefore, each l'E implement a 3-input logic function on its current latched output, the enable signal, and the reset signal.

Therefore the module can be implemented with 3 LES



c. LEo and LEz:

	1, 1	LAY.	Camble !	1	18716
a (rst)		b (enable)	c(a)	d	
0	(30)	0	0	0	
		U. N. Carlotte			And the second
0	The second	0	1 0	1	
4		The York of the State of the St			
0		1 6	0	1	
0	0	1 The state of	强度 有 水水油	0	
		910	A CHAPTER		
1	- E. 1. 1 / F.	0	0.	0	
. 4: 50		0	Lo	Ö	S 12 18 18 18 18 18 18 18 18 18 18 18 18 18
					St. NA
1	1	10	0	0	ret. ke
1		1	1	0	
			A STATE OF THE STA		

	^					
LE2:					Smile	.,)
a(rst)		b(enable)	c(0)	d'		
	15	(1)	(chalsles)		(10)	
0	0	0	0	0	. ( - 0)	
0		0	1 8)	1	3 2 2 2 3	
O		1 0 3	0	1	a de la companya de l	
0	ġ,	111	1 1	0	0	
1		0	0	1		
1	i) k	0	1	1	.1:.	
1	0	10	0	1	file and the second	
1	6	Her	)	1		
, 100						
	A SE					