

## Digital Electronics Supervision 3

1. A synchronous finite state machine has many possible states and has a logical way of transitioning from one state to the next. Such transitions occur on the rising edge of a clock pulse.


• Moore machines are synchronous FSMs in which the next state is determined purely by the current state.

• Mealy machines are synchronous FSMs in which the next state depends on both the current state and some input signal/s.

### 2. SR Flip Flop

(NOTE: I made a distinction here between the state  $Z$  and the output  $Q$  because ~~they don't quite match up~~ they don't quite match up).


S	R	$Z_n$	$Z_{n+1}$	Q	$\bar{Q}$
0	0	0	0	0	1
0	1	0	0	0	1
1	0	0	1	1	0
1	1	0	invalid	1	1
0	0	1	1	1	0
0	1	1	0	0	1
1	0	1	1	1	0
1	1	1	invalid	1	1



$Z_n$	$Z_{n+1}$	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

JK Flip Flop

J	K	$Z_n$	$Z_{n+1}$	Q	$\bar{Q}$
0	0	0	0	0	1
0	1	0	0	0	1
1	0	0	1	1	0
1	1	0	1	1	0
0	0	1	1	1	0
0	1	1	0	0	1
1	0	1	1	1	0
1	1	1	0	0	1




$Z_n$	$Z_{n+1}$	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

✓

### D Flip Flop

D	$Q_n$	$Q_{n+1}$
0	0	0
1	0	1
0	1	0
1	1	1

✓




$Q_n$	$Q_{n+1}$	D
0	0	0
0	1	1
1	0	0
1	1	1

✓



## T flip flop

T	$Q_n$	$Q_{n+1}$
0	0	0
1	0	1
0	1	1
1	1	0




$Q_n$	$Q_{n+1}$	T
0	0	0
0	1	1
1	0	1
1	1	0


3. CLK

$Q_0$

$Q_1$

Chron  
all 16






$P$	$Q_1$	$Q_0$	$Q_1$	$Q_0$	$J_1$	$J_0$	$K_1$	$K_0$
0	0	0	0	0	0	0	x	x
1	0	0	0	1	0	1	x	x
0	0	1	1	0	1	x	x	1
1	0	1	0	1	0	x	x	0
0	1	0	1	0	x	0	0	x
1	1	0	1	1	x	1	0	x
0	1	1	1	1	x	x	0	0
1	1	1	0	0	x	x	1	1

Assuming  $Q_0$  and  $Q_1$  are both outputs of J-K flip flops, they ~~must~~ must have associated values  $J_0$  and  $K_0$ , and  $J_1$  and  $K_1$  respectively. These values can be filled ~~into~~ into the above table from the excitation table of a J-K flip flop.

$Q_1$	$Q_0$	$J$	$K$
0	0	0	x
0	1	1	x
1	0	x	1
1	1	x	0

The  $J_1$  column in the top table matches  $\bar{P} \cdot Q_0$   
 $J_0$  matches  $P$   
 $K_1$  matches  $P \cdot Q_0$  ✓  
 $K_0$  matches  $P \oplus Q_1$





5. ✓


Clock Cycle	$Q_1$	$Q_0$
0	0	0
1	0	1
2	1	0
3	0	0

It counts from 0 to 2 (inclusive) in binary and then resets to 0

✓

8





If the system ends in state 11, then there are at least 3 consecutive 1s. Otherwise, there are not.

b. Mealy Moore

c. Since I don't know whether  $Q_1$  and  $Q_0$  will be the outputs of J-K Flip Flops or D Flip Flops, I will include the corresponding values of J, K, and D with each transition, under the assumption

✓ yes that we must ~~either~~ either use the J and the K, or the D, whichever ends up being simpler.

P	$Q_1$	$Q_0$	$Q_1$	$Q_0$	J	$J_0$	K	$K_0$	D	$D_0$
0	0	0	0	0	0	0	x	x	0	0
1	0	0	0	1	0	1	x	x	0	1
0	0	1	0	0	0	x	x	1	0	0
1	0	1	1	0	1	x	x	1	1	0
0	1	0	0	0	x	0	1	x	0	0
1	1	0	1	1	x	1	0	x	1	1
0	1	1	1	1	x	x	0	0	1	1
1	1	1	1	1	x	x	0	0	1	1

the column  $J_1$  matches  $P \cdot Q_0$  ✓

$J_0$  matches  $P$  ✓


$K_1$  matches  $P + Q_0$   $\overline{P} + \overline{Q_0}$  ?

$K_0$  matches  $\overline{Q_1}$  ✓


$D_1$  and  $D_0$  do not match any simple combination of  $P$ ,  $Q_1$  and/or  $Q_0$  which I could see so I think it will be simpler to use 2 J-K flip-flops and no D flip-flops. Perhaps this wouldn't be the case if I had used one-hot state encoding.

sorry my fault  
it should be

- a) D only
- b) Jk only





Alternatively, a more complicated state diagram does give an easier-to-understand circuit.



where any state in which the most significant bit is a 1 is a success state.








where  $Q_2$  is the output.

b.

$Y$	$Q_2$	$Q_1$	$Q_0$	$Q_2$	$Q_1$	$Q_0$
0	0	0	0	0	0	1
1	0	0	0	0	0	0
0	0	0	1	0	1	0
1	0	0	1	0	0	0
0	0	1	0	0	1	0
1	0	1	0	0	1	1
0	0	1	1	1	0	0
1	0	1	1	0	0	0
0	1	0	0	0	0	1
1	1	0	0	0	0	0

State 100 is equivalent to state 000 and so is redundant. However, if we remove it, we can no longer take a meaningful output from the machine.




$Q_0$	A	$Q_1$	$Q_2$	$Q_3$	$Q_4$	$D_1$	$D_0$
0	0	0	0	0	0	0	0
1	0	0	1	0	0	1	0
0	0	1	0	0	0	0	0
1	0	1	1	0	0	1	0
0	1	0	0	1	0	0	1
1	1	0	1	1	1	1	1
0	1	1	0	0	1	0	1
1	1	1	1	1	1	1	1

where  $D_1$  is the required input to  $Q_1$ , and  $D_0$  is likewise for  $Q_0$ .

✓ Note that  $D_1 = A$  and  $D_0 = Q_1$ .  
This is a shift register

b. If the clock rate is faster than the transmission delay of the flip flops, this decreases the likelihood of ~~the~~ the dashed transitions, as shown below:




Instead of alternating  $01 \rightarrow 10 \rightarrow 01 \rightarrow \dots$

the machine ends up alternating  $11 \rightarrow 00 \rightarrow 11 \rightarrow \dots$



c. Option 1:




A	$mQ_2$	$mQ_1$	$m_{11}Q_2$	$m_{11}Q_1$
0	0	0	0	0
1	0	0	1	0
0	0	1	0	0
1	0	1	0	1
0	1	0	0	0
1	1	0	1	1
0	1	1	0	1
1	1	1	1	1

$$m_{11}Q_2 = A(mQ_2 + m\overline{Q_1})$$

$$m_{11}Q_1 = A(mQ_2 + mQ_1) + mQ_2mQ_1$$

Option 2




A	$Q_2$	$Q_1$	$Q_2$	$Q_1$
0	0	0	0	0
1	0	0	1	0
0	0	1	0	0
1	0	1	1	1
0	1	0	0	0
1	1	0	1	1
0	1	1	0	1
1	1	1	1	1

$$Q_2 = A \quad \checkmark$$

$$Q_1 = A(Q_2 + Q_1) + Q_2 Q_1 \quad \checkmark$$

Option 3




A	$Q_2$	$Q_1$	$Q_2$	$Q_1$
0	0	0	0	0
1	0	0	1	0
0	0	1	0	1
1	0	1	0	1
0	1	0	1	0
1	1	0	1	0
0	1	1	0	1
1	1	1	0	1

$$Q_2 = \bar{A}Q_2 + A\bar{Q}_1$$

$$Q_1 = A\bar{Q}_2 + \bar{A}Q_1$$



# Option 4



A	$mQ_2$	$mQ_1$	$mQ_2$	$mQ_1$
0	0	0	0	0
1	0	0	1	0
0	0	1	0	0
1	0	1	1	1
0	1	0	1	0
1	1	0	1	1
0	1	1	0	1
1	1	1	1	1

$$Q_2 = \overline{Q_2}A + Q_2(A + \overline{Q_1}) \quad A + Q_2\overline{Q_1}$$

$$Q_1 = \overline{Q_2}Q_1 + Q_2(A + Q_1) \quad A\overline{Q_2} + AQ_2 + Q_2Q_1$$