## Minimal UART CPU Instruction Set

Legend: A=accumulator, R=result, M=most significant byte, ?=undefined, -=unchanged

Tnot	ruct	ion	Description			iost signii	Accumulator	-	_	gs	Clock
Name			bescr (pc foil	Target	Operand	Size					Cycles
NOP			No. Opposed in a		Type		Change	-	_	_	
	0		No Operation	none	none	0	none		_	$\vdash$	16
WIN	1		Wait on Terminal Input	Α	UART	0	result		0		>=10
OUT	2		Output to Terminal	UART	A	0	none	1	0	_	4
CLC	3		Clear Carry In Flag	none	none	0	none	1		0	5
SEC	4		Set Carry In Flag	none	none	0	none	0			5
LSL	5		Logical Shift Left (=ASL)	Α	none	0	result	R	_		5
ROL	6		Rotate Shift Left	Α	none	0	result	R	_	-	5
LSR	7		Logical Shift Right	Α	none	0	result	R	R	-	13
ROR	8		Rotate Shift Right	Α	none	0	result	R	R	R	12
ASR	9	09	Arithmetic Shift Right	Α	none	0	result	R	R	R	15
INP	10	ΘА	Terminal Input (0xff: empty)	Α	none	0	result	-	–	-	4
NEG	11	0B	Negate	Α	none	0	result	Α	?	Α	6
INC	12	0C	Increment	Α	none	0	result	R	R	R	5
DEC	13	ΘD	Decrement	Α	none	0	result	R	R	R	5
LDI	14	ΘE	Load from	Α	immediate	1	result	-	-	-	4
ADI	15	0F	Add	Α	immediate	1	result	R	R	R	5
SBI	16	10	Subtract	Α	immediate	1	result	R	R	R	5
CPI	17	11	Compare	Α	immediate	1	none	R	-	-	5
ACI	18		Add with Carry In	Α	immediate	1	result	R		R	5
SCI	19		Subtract with Carry In	A	immediate	1	result	R	_	-	5
JPA	20		Jump to	PC	abs address	2	none	<u> </u>	<u> </u>	-	6
LDA	21		Load from	A	abs address	2	result	-	-	-	7
STA	22		Store A to	byte @	abs address	2	none	-	-	-	8
ADA	23	17		A	abs address	2	result	R	R		8
SBA	24		Subtract	A	abs address	2	result	R	_	-	8
CPA	25		Compare	A	abs address	2	none	R	R	-	8
ACA	26		Add with Carry In	A	abs address	2	result		R		8
SCA	27		Subtract with Carry In	A	abs address	2	result	R	_		8
JPR	28		Jump to	PC	rel address	2		_	_	_	9
			Load from	A	rel address	2	none result	_	-	-	-
LDR	29							F	F	$\vdash$	10
STR	30		Store A to	byte @	rel address	2	none	_	_	-	10
ADR	31	1F		A	rel address	2	result	R	_		11
SBR	32		Subtract	A	rel address	2	result	_	R		11
CPR	33		Compare	A	rel address	2	none	R		R	11
ACR	34		Add with Carry In	Α	rel address	2	result	R	_	-	11
SCR	35		Subtract with Carry In	Α	rel address	2	result	R	_	-	11
CLB	36		Clear	byte @	abs address	2	like target	0			8
NEB	37		Negate	byte @	abs address	2	like target		?		10
INB	38		Increment		abs address	2	like target				10
DEB	39		Decrement	byte @	abs address	2	like target	_	R	_	10
ADB	40		Add	byte @	abs address	2	none		R		9
SBB	41		Subtract	byte @	abs address	2	none		R		10
ACB	42		Add with Carry In	byte @	abs address	2	none		R		9
SCB	43	2B	Subtract with Carry In	byte @	abs address	2	none		R		10
CLW	44	2C	Clear	word @	abs address	2	none		1		10
NEW	45	2D	Negate	word @	abs address	2	not preserved				12
INW	46	2E	Increment	word @	abs address	2	not preserved				12
DEW	47	2F	Decrement	word @	abs address	2	not preserved				12
ADW	48	30	Add	word @	abs address	2	not preserved	М	М	М	11
SBW	49	31	Subtract	word @	abs address	2	not preserved		_		12
ACW	50		Add with Carry In	word @	abs address	2	not preserved				12
SCW	51		Subtract with Carry In	word @	abs address	2	not preserved				13
LDS	52		Load from Stack	A	offset	1	result		?		9
STS	53		Store A on Stack	stack	offset	1	none	?	?	-	16
PHS	54		Push on Stack	stack	none	0	none		?		12
PLS	55		Pull from Stack	A	none	0	result	_	?	_	10
JPS	56		Jump to Subroutine	PC	abs address	2	not preserved				16
RTS	57		Return from Subroutine	PC	none		not preserved	?	?	?	14
BNE	58		Branch on Non-Zero	PC	abs address	2	none	<u>.</u>	<u>.</u>	-	5/6
BEQ	59		Branch on Zero	PC	abs address	2	none	-	-	-	5/6
BCC	60		Branch on Carry Clear	PC	abs address	2		-	-	_	5/6
BCS			Branch on Carry Ctear Branch on Carry Set	PC	abs address	2	none	Ē	Ē		5/6
BPL	61 62		Branch on Carry Set Branch on Plus	PC	abs address	2	none	Ė	Ë	-	
BMI	63			PC		2	none	=	Ē	$\vdash$	5/6
DWT	03	<b>5</b> F	Branch on Minus	۲۲	abs address		none	_	_		5/6