{"payload":{"header_redesign_enabled":false,"results":[{"id":"23721710","archived":false,"color":"#adb2cb","followers":6,"has_funding_file":false,"hl_name":"slp/socz80-altera","hl_trunc_description":"socz80 port for Altera FPGA boards","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":23721710,"name":"socz80-altera","owner_id":511389,"owner_login":"slp","updated_at":"2015-01-22T00:08:08.405Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":65,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aslp%252Fsocz80-altera%2B%2Blanguage%253AVHDL","metadata":null,"csrf_tokens":{"/slp/socz80-altera/star":{"post":"OCehP6dNEvw8PQR_emJbt7im1CqVnzb4ZVMr8pUU7HPXyTL9sKUtFoXrMlzDly77IGVwmYS6mUw0za9HhFiyzg"},"/slp/socz80-altera/unstar":{"post":"cYKH8oqcrIqHU4ATf7Pna8n1ggUOOcs7okeWuniHeTfvACh_f2xeXXOCheGk09oZThA2hk9L5E1IA7dzAT01mg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"638Z7hFk8YwlGrbuuvUmLDCAWzmzroKFV_sifsZiGduwOjdetyNG-HZ5ztFgOQvbssqmNDoxMNViucpDx0BhYw"}}},"title":"Repository search results"}