ECSE 426 Tools, Architecture and HW

Zeljko Zilic

zeljko.zilic@mcgill.ca





Acknowledgments: to STMicroelectronics for material on processors and the board

Outline

- ARM Cortex M3 & M4 Families
- Floating-Point Use Recap
- Tools Overview, C use
- Practical Lab Issues
- Processor Microarchitecture
- o CMSIS-DSP
- In Tutorial/Lab: SW Infrastructure: CUBE, Q&A




ARM Cortex M Processors

- Established Cortex M architectures
 - Cortex M0, M0+: low cost (V.6-M)
 - Cortex M1: for FPGA logic (V.6-M)
 - Cortex M3: "mainstream" (V.7-M)
 - Cortex M4: higher performance (V.7-M)
 - Cortex M7: highest performance (V.7E-M)
- Evolving, similar to Cortex A, Cortex R
 - V8-M: TrustZone; secure/non-secure core
 - Cortex M23, M33, M35P, M55 (V8.1)




STMicroelectronics Offerings

Market segmentation at work:





Cortex M3 ISA at Glance




Cortex-M4 processors



PKH	QADD	QADD16	QADD8	QASX	QDADD	QDSUB	QSAX	QSUB
QSUB16	QSUB8	SADD16	SADD8	SASX	SEL	SHADD16	SHADD8	SHASX
SHSAX	SHSUB16	SHSUB8	SMLABB	SMLABT	SMLATB	SMLATT	SMLAD	SMLALBB
							SMLALBT	SMLALTB
ADC	ADD	ADR	AND	ASR	В	CLZ	SMLALTT	SMLALD
BFC	BFI	BIC	CDP	CLREX	CBNZ CBZ	CMN	SMLAWB	SMLAWT
СМР				DBG	EOR	LDC	SMLSD	SMLSLD
LDMIA	BKPT BLX	ADC ADD) (ADR	LDMDB	LDR	LDRB	SMMLA	SMMLS
LDRBT	BX CPS	AND ASR) B	LDRD	LDREX	LDREXB	SMMUL	SMUAD
LDREXH	DMB	BL) BIC	LDRH	LDRHT	LDRSB	SMULBB	SMULBT
LDRSBT	DSB	CMN CMP	EOR	LDRSHT	LDRSH	LDRT	SMULTB	SMULTT
MCR	ISB	LDR LDRB	LDM	LSL	LSR	MLS	SMULWB	SMULWT
MCRR	MRS	LDRH LDRSB	(LDRSH)	MLA	MOV	MOVT	SMUSD	SSAT16
MRC	MSR	LSL LSR	MOV	MRRC	MUL	MVN	SSAX	SSUB16
NOP	NOP REV	MUL MVN	ORR	ORN	ORR	PLD	SSUB8	SXTAB
PLDW	REV16 REVSH	POP PUSH	ROR	PLI	POP	PUSH	SXTAB16	SXTAH
RBIT	SEV SXTB	RSB SBC	STM	REV	REV16	REVSH	SXTB16	UADD16
ROR	SXTH UXTB	STR STRB	STRH	RRX	RSB	SBC	UADD8	UASX
SBFX	UXTH WFE	(SUB) (SVC) TST	SDIV	SEV	SMLAL	UHADD16	UHADD8
SMULL	WFI YIELD	CORTEX-	M0/M1	SSAT	STC	STMIA	UHASX	UHSAX
STMDB	OTDEY	OTDEVD.	CTREVII	STR	STRB	STRBT	UHSUB16	UHSUB8
STRD	STREX	STREXB	STREXH	STRH	STRHT	STRT	UMAAL	UQADD16
UBFX	UDIV	UMLAL	UMULL	USAT	UXTB	UXTH	UQADD8	UQASX
WFE	WFI		T	USAT			UQSAX UQSUB8	UQSUB16 USAD8
WFE	WFI	TIELD			C	ORTEX-M3	USADA8	USAT16
USAX	USUB16	USUB8	UXTAB	UXTAB16	UXTAH	UXTB16	USADAO	
USAX	000010	33050	OXIAD	OXTABIO	OXIAIT	OXIDIO -		Cortex-M ²
VABS	VADD	VCMP	VCMPE	VCVT	VCVTR	VDIV) VLDM	VLDR
VMLA	VMLS	VMOV	VMRS	VMSR	VMUL	VNEG	VNMLA	VNMLS
VNMUL	VPOP	VPUSH	VSQRT	VSTM	VSTR	VSUB)	Cortex-M4F


FPU Instructions





FPU usage

Optimal code efficiency



Medium code efficiency

Corner cases to be checked

(saturation, scaling)
Medium/high performance
Medium code efficiency


Benefits of FPUs

- Handle "real" numbers (C float) without penalty
- If FPU is not available
 - Need to emulate fp operation by software
 - Need to rework all its algorithm and fixed point implementation to handle scaling and saturation issues
- FPU eases usage of high-level design tools (MatLab/Simulink)
 - Now part of embedded development flow for advanced applications
 - Derivate code directly using native floating point leads to :
 - Faster development
 - More reliable application code as no post modification are needed (no critical scaling operations to move to fixed point)



Performance

Time execution comparison for a 29 coefficient FIR on float
 32 with and without FPU (CMSIS library)
 Execution






C Language Translation

```
float function1(float number1, float number2)
                                            float temp1, temp2;
                                                        temp1 = number1 + number2;
                                                       temp2 = number1/temp1;
                                            return temp2;
                                                              # float function1(float number1, float
# float function1(float number1, float
number2)
                                                              number2)
                                                              # {
           float temp1, temp2;
                                                                         PUSH
                                                                                  {R4,LR}
                                                                         MOVS
                                                                                  R4,R0
           temp1 = number1 + number2;
                                                                         MOVS
                                                                                  R0,R1
           VADD.F32 S1, S0, S1
                                                                         float temp1, temp2;
           temp2 = number1/temp1;
           VDIV.F32 S0.S0.S1
                                                                         temp1 = number1 + number2;
                                                                         MOVS
                                                                                  R1,R4
           return temp2;
                                                                                   aeabi fadd
                                                                                  R1,R0
           BX
                    LR
                                                                         MOVS
# }
                                                                         temp2 = number1/temp1;
                                                                         MOVS
                                                                                  R0,R4
                1 Assembly instruction
                                                                                  aeabi fdiv
                                         Call Soft-FPU
                                                                         return temp2;
                                                                         POP
                                                                                  {R4,PC}
                                                              # }
```



FPU and Precision

- Single precision FPU
- Dedicated 32 FPU registers
 - Single precision registers (S0-S31)
 - Can act as 16 FP Double registers for load/store operations (D0-D15)
 - FPSCR for status & configuration
- Conversion between
 - Integer numbers
 - Single precision floating point numbers
 - Half precision floating point numbers
- Floating point exceptions interrupt





Rounding issues

- The precision has some limits
 - Rounding errors accumulate leading to inaccurate results
- Examples
 - If you are working on two numbers in different base, the hardware automatically denormalizes to make the calculation in the same base
 - Subtracting two close numbers means losing the relative precision (also called cancellation error)
- Reorganizing operations may not yield the same result because of the rounding errors...




Floating-point: Number format

- Sign
- Biased exponent (exponent plus a constant bias)
- Fractions (or mantissa)
- Single precision: 32-bit coding



Double precision : 64-bit coding



Number value

Example: Single precision coding of -7

- **Sign bit** = 1
- $7 = 1.75 \times 4 = (1 + \frac{1}{2} + \frac{1}{4}) \times 4 = (1 + \frac{1}{2} + \frac{1}{4}) \times 2^{2}$ $= (1 + 2^{-1} + 2^{-2}) \times 2^{2}$
- **Exponent** = 2 + bias = 2 + 127 = 129 = 0b10000001

Result

- Hexadecimal value : 0xC0E00000



FP Special values

- Denormalized (Exponent field all "0", Mantisa non 0)
 - Too small to be normalized (but some can be afterwards)
 - $(-1)^s \times (\Sigma(N_i.2^{-i}) \times 2^{-bias}$
- Infinity (Exponent field "all 1", Mantissa "all 0")
 - Signed
 - Created by an overflow or a division by 0
 - Can not be an operand
- Not a Number: NaN (Exponent filed "all1", Mantisa non 0)
 - Quiet NaN: propagated through the next operations (ex: 0/0)
 - Signalled NaN: generate an error
- Signed zero
 - Signed because of saturation



IEEE 754 Encoding Summary

Sign	Exponent	Mantissa	Number	
0	0	0	+0	
1	0	0	-0	
0	Max	0	+00	
1	Max	0	-00	
-	Max	!=0 MSB=1	QNaN	
-	Max	!=0 MSB=0	SNaN	
-	0	!=0	Denormalized number	
-	[1, Max-1]	-	Normalized number	



Cortex M4: Relation to IEEE 754

- Full Compliance mode
 - Process operations according to IEEE 754
- Alternative Half-Precision format
 - $(-1)^s \times (1 + \Sigma(N_i \cdot 2^{-i})) \times 2^{16}$, no de-normalized number
- Default NaN mode
 - Any operation with an NaN as an input or that generates a NaN returns the default NaN
- Flush-to-zero mode
 - De-normalized numbers are treated as zero
 - Associated flags for input and output flush




Complete implementation

- Cortex-M4F does <u>NOT</u> support all operations of IEEE 754-2008
- Unsupported operations
 - Remainder
 - Round FP number to integer-value FP number
 - Binary to decimal conversions
 - Decimal to binary conversions
 - Direct comparison of SP and DP values
- Full implementation is done by software



FPU Instructions





FPU: Arithmetic Instructions

Operation	Description	Assembler	Cycle
Absolute value	of float	VABS.F32	1
Negate	float and multiply float	VNEG.F32 VNMUL.F32	1 1
Addition	floating point	VADD.F32	1
Subtract	float	VSUB.F32	1
Multiply	float then accumulate float then subtract float then accumulate then negate float the subtract the negate float	VMUL.F32 VMLA.F32 VMLS.F32 VNMLA.F32 VNMLS.F32	1 3 3 3 3
Multiply (fused)	then accumulate float then subtract float then accumulate then negate float then subtract then negate float	VFMA.F32 VFMS.F32 VFNMA.F32 VFNMS.F32	3 3 3 3
Divide	float	VDIV.F32	14
Square-root	of float	VSQRT.F32	14



FP Comparison and Conversion

Operation	Description	Assembler	Cycle
Compare	float with register or zero float with register or zero	VCMP.F32 VCMPE.F32	1 1
Convert	between integer, fixed-point, half precision and float	VCVT.F32	1



FP: Load/Store Instructions

Operation	Description	Assembler	Cycle
	multiple doubles (N doubles)	VLDM.64	1+2*N
Load	multiple floats (N floats)	VLDM.32	1+N
Loau	single double	VLDR.64	3
	single float	VLDR.32	2
	multiple double registers (N doubles)	VSTM.64	1+2*N
Store	multiple float registers (N doubles)	VSTM.32	1+N
Store	single double register	VSTR.64	3
	single float register	VSTR.32	2
	top/bottom half of double to/from core register	VMOV	1
	immediate/float to float-register	VMOV	1
Move	two floats/one double to/from core registers	VMOV	2
IVIOVE	one float to/from core register	VMOV	1
	floating-point control/status to core register	VMRS	1
	core register to floating-point control/status	VMSR	1
Pop	double registers from stack	VPOP.64	1+2*N
Ευμ	float registers from stack	VPOP.32	1+N
Push	double registers to stack	VPUSH.64	1+2*N
Pusii	float registers to stack	VPUSH.32	1+N



Floating-point Code Example

Data movement and calculation

```
VLDR s1, [r0, \#0x0C] // load var1 from the state variable (struct)  
VLDR s2, [r0, \#0x00] // load var2  
VADD.F32 s1, s1, s2 // var1 <- var1 + var2  
VSTR s1, [r0, \#0x0C] // store v1 back in state variable
```



Lab 1: Kalman Filter using FP Ops

Step 1: Kalman filter in ARM+FP assembly languages

Step 2: Incorporate into a C program

Step 3: Validate the execution, compare to C code

Step 4: Apply ARM's CMSIS-DSP for Validation




Lab 1: Kalman Filter

- Kalman filter, a discrete-time system estimation
- <u>Find</u>: internal state x (non-observable)

• From:

Output: z (measured)



- Input/control: u (measured/applied)
- Multivariate normal distributed noise: w (covariances), v
- As

$$\mathbf{x}_{k} = \mathbf{F}_{k} \mathbf{x}_{k-1} + \mathbf{B}_{k} \mathbf{u}_{k} + \mathbf{w}_{k}$$

$$\mathbf{z}_{k} = \mathbf{H}_{k} \mathbf{x}_{k} + \mathbf{v}_{k}$$

Iterative prediction of state **x**, error covariances **P** from **z** prediction mismatch



Kalman Filter: Simple Code

 Code (Python programming language) for single variable x

```
class KalmanFilter(object):
        q = 0.0 # process noise variance, i.e., E(w^2)
        r = 0.0 # measurement noise variance, i.e., E(v^2)
        x = 0.0 # value
        p = 0.0 # estimation error covariance
        k = 0.0 \# kalman gain
        def init (self, q, r, p=0.0, k=0.0, initial value=0.0):
                self.q = q
                self.r = r
                self.p = p
                self.x = initial value
        def update(self, measurement):
                self.p = self.p + self.q
                self.k = self.p / (self.p + self.r)
                self.x = self.x + self.k * (measurement - self.x)
                self.p = (1 - self.k) * self.p
                return self.x
```



Lab 1: Tools

- Procedure: several options
 - Create project: assembler code only
 - When asked, include startup code
 - Edit startup code to branch to entry point
 - Add assembler code file, finish design
 - Compile/build and run




New Project in STM32CubeIDE


- From Information Center: Start New STM32 Project
- Choose the processor from your board
- Enter the project name
- Check all options: C code, executable target and CUBE project type



What Processor to Pick?




Project Options



Project Options

Default options





FPU programmer model - control

Address	Name	Туре	Description
0xE000EF34	FPCSR	RW	FP Context Control Register
0xE000EF38	0xE000EF38 FPCAR		FP Context Address Register
0xE000EF3C	0xE000EF3C FPDSCR		FP Default Status Control Register
0xE000EF40	MVFR0	RO	Media and VFP Feature Register 0
0xE000EF44	MVFR1	RO	Media and VFP Feature Register 1

- 1. Note the address space: Peripherals (0xE0...)
- 2. FPU enabled by writing to CPACR(0xE000ED88)

 $SCR->CPACR \mid = 0x00F00000;$



FP stack related registers

Floating-Point Context Control Register

- Indicates the context when the FP stack frame has been allocated
- Context preservation setting

Floating-Point Context Address Register

Points to the stack location reserved for S0



Status & Control Register

Floating-Point Default Status Control Register

 Details default values for Alternative half-precision mode, Default NaN mode, Flush to zero mode and Rounding mode



Status & Control Register

Floating-Point Default Status Control Register

- Default values for
 - Alternative half-precision mode (AHP)
 - Default NaN mode (DN)
 - Flush to zero mode (FZ)
 - Rounding mode (Rmode)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
N	Z	С	V	Reserv	AHP	DN	FZ	RM	ode			Door	ned		
rw	rw	rw	rw	ed	rw	rw	rw	rw	rw		Reserved				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Paganind						IDC	Book	nad	IXC	UFC	OFC	DZC	IOC	
	Reserved							rw	Reserved rw rw rw rw				rw	rw	



Media & FP Feature

Media & FP Feature Register 0

Details supported mode, instructions and precision

Media & FP Feature Register 1

Details supported instructions and additional hardware support



FP Exceptions

Invalid operation

- Resulting in a NaN
- Division by zero
- Overflow
 - The result depends on the rounding mode and can produce a +/-oo or the +/-Max value to be written in the destination register
- Underflow
 - Write the denormalized number in the destination register
- Inexact result
 - Caused by rounding



Register Content: Hints

Condition code bits

Negative, zero, carry and overflow (update on compare operations)

ARM special operating mode configuration

Half-precision, default NaN and flush-to-zero mode

The rounding mode configuration

Nearest, zero, plus infinity or minus infinity

The exception flags

Inexact result flag may not be passed to the interrupt controller...



Processing Arithmetic Conditions

- Two ways:
 - In software, by checking FP status control (condition) register
 - Through interrupts (traps) not yet for us
- Checking for FP arithmetic conditions
 - FP compare (VCMP instruction)
 - Move FP Status Control to (integer) registers: VMRS
 - Comparison and Jump/Conditional execution
- Checking in C: trick that (mostly) does the job

$$if (var1 == var2)$$



FPU Cookbook: FP SCR Register

- Condition codes register FPSCR is not in the main processor SCR!
- In assembly:

```
//Check the FPSCR for errors
VMRS R0, FPSCR //Load FPSCR to R0
```

In C (via cmsis_gcc):

```
//Return FPSCR as an error flag
i = __get_FPSCR();
return i&0x000000F;
```



Problems with Low-level Languages

- Programs in low-level languages require detailed documentation, as otherwise they hard to read for people who were not involved in the process of the program creation
- Example: Company "Ostrich" has recently re-developed their embedded software for flagship products
 - Developed in assembly, 80 percent working, 2000 lines of code
- Suddenly it has been realized that the product is not shippable
- Bugs: system lock-ups indicative of major design flaws or implementation errors + major product performance issues
- Designer has left the company and provided few notes or comments
- You are hired as a consultant. Do you:
 - Fix existing code?
 - Perform complete software redesign and implementation? In this case, which language?



Problem-oriented Language layer

- Compiled to assembly or instruction set level
- You will be using embedded C
- How does this differ from usual use of C?
 - Directly write to registers to control the operation of the processor
 - All of the registers have been mapped to macros
 - Important bit combinations have macros use these, please!
 - Registers are 32 bits, so int type is 4 bytes
 - Register values may change without your specific instructions
 - Limited output system
 - Floating point operations very inefficient, divide + square-root to be avoided

