

# ECSE 426

## Tools, Architecture and HW


---

Zeljko Zilic

zeljko.zilic@mcgill.ca



McGill



Acknowledgments: to STMicroelectronics for material on processors and the board

# Outline

---

- ARM Cortex M3 & M4 Families
- Floating-Point Use Recap
- Tools Overview, C use
- Practical Lab Issues
- Processor Microarchitecture
- CMSIS-DSP
- In Tutorial/Lab: SW Infrastructure:  
CUBE, Q&A


# ARM Cortex M Processors

---


- Established Cortex M architectures
  - Cortex M0, M0+: low cost (V.6-M)
  - Cortex M1: for FPGA logic (V.6-M)
  - Cortex M3: “mainstream” (V.7-M)
  - Cortex M4: higher performance (V.7-M)
  - Cortex M7: highest performance (V.7E-M)
- Evolving, similar to Cortex A, Cortex R
  - V8-M: TrustZone; secure/non-secure core
    - Cortex M23, M33, M35P, M55 (V8.1)

# STMicroelectronics Offerings


Market segmentation at work:



# Cortex M3 ISA at Glance




# Cortex-M4 processors






# FPU Instructions



# FPU usage


## High-level approach

Matrices, equations, ...




## Meta-language tools

Matlab, Mathematica, Scilab, ...



## C code generation


Floating point numbers (`float`)



### FPU

#### Direct mapping


No code modification  
High performance  
Optimal code efficiency



### No FPU

#### Usage of SW lib

No code modification  
Low performance  
Medium code efficiency



### No FPU

#### Usage of integer based format

Code modification  
Corner cases to be checked  
(saturation, scaling)  
Medium/high performance  
Medium code efficiency




# Benefits of FPUs

---

- **Handle “real” numbers (C float) without penalty**
- If FPU is not available
  - Need to emulate fp operation by software
  - Need to rework all its algorithm and fixed point implementation to handle scaling and saturation issues
- FPU eases usage of high-level design tools (MatLab/Simulink)
  - Now part of embedded development flow for advanced applications
  - Derivate code directly using native floating point leads to :
    - Faster development
    - More reliable application code as no post modification are needed (no critical scaling operations to move to fixed point)

# Performance

- Time execution comparison for a 29 coefficient FIR on float 32 with and without FPU (CMSIS library)



# C Language Translation

```
float function1(float number1, float number2)
{
    float temp1, temp2;

    temp1 = number1 + number2;
    temp2 = number1/temp1;

    return temp2;
}
```

```
# float function1(float number1, float
number2)
# {
#     float temp1, temp2;
#
#     temp1 = number1 + number2;
#     VADD.F32 S1,S0,S1
#     temp2 = number1/temp1;
#     VDIV.F32 S0,S0,S1
#
#     return temp2;
#     BX      LR
# }
```

**1 Assembly instruction**

**Call Soft-FPU**


```
# float function1(float number1, float
number2)
# {
#
#     PUSH      {R4,LR}
#     MOVS      R4,R0
#     MOVS      R0,R1
#     float temp1, temp2;
#
#     temp1 = number1 + number2;
#     MOVS      R1,R4
#     BL        __aeabi_fadd
#     MOVS      R1,R0
#     temp2 = number1/temp1;
#     MOVS      R0,R4
#     BL        __aeabi_fdiv
#
#     return temp2;
#     POP       {R4,PC}
# }
```



McGill

# FPU and Precision

- Single precision FPU
- Dedicated 32 FPU registers
  - Single precision registers (S0-S31)
  - Can act as 16 FP Double registers for load/store operations (D0-D15)
  - FPSCR for status & configuration
- Conversion between
  - Integer numbers
  - Single precision floating point numbers
  - Half precision floating point numbers
- Floating point exceptions - interrupt




# Rounding issues

---


- The precision has some limits
  - Rounding errors accumulate leading to inaccurate results
- Examples
  - If you are working on two numbers in different base, the hardware automatically *denormalizes* to make the calculation in the same base
  - Subtracting two close numbers means losing the relative precision (also called *cancellation error*)
- Reorganizing operations may not yield the same result because of the rounding errors...

# Floating-point: Number format

- Sign
- Biased exponent (exponent plus a constant bias)
- Fractions (or mantissa)
- **Single precision : 32-bit coding**



- **Double precision : 64-bit coding**





# Number value

---

- **Example: Single precision coding of -7**
  - **Sign bit** = 1
  - **7** =  $1.75 \times 4 = (1 + \frac{1}{2} + \frac{1}{4}) \times 4 = (1 + \frac{1}{2} + \frac{1}{4}) \times 2^2$   
=  $(1 + 2^{-1} + 2^{-2}) \times 2^2$
  - **Exponent** =  $2 + \text{bias} = 2 + 127 = 129 = 0b10000001$
  - **Mantissa** =  $2^{-1} + 2^{-2} = 0b1100000000000000000000000000$
- **Result**
  - Binary coding : 0b 1 10000001  
1100000000000000000000000000
  - Hexadecimal value : **0xC0E00000**

# FP Special values

---

- **Denormalized (Exponent field all “0”, Mantisa non 0)**
  - Too small to be normalized (but some can be afterwards)
  - $(-1)^s \times (\sum N_i \cdot 2^{-i}) \times 2^{-\text{bias}}$
- **Infinity (Exponent field “all 1”, Mantissa “all 0”)**
  - Signed
  - Created by an overflow or a division by 0
  - Can not be an operand
- **Not a Number : NaN (Exponent filed “all1”, Mantisa non 0)**
  - Quiet NaN : propagated through the next operations (ex: 0/0)
  - Signalled NaN : generate an error
- **Signed zero**
  - Signed because of saturation

# IEEE 754 Encoding Summary

---

Sign	Exponent	Mantissa	Number
0	0	0	+0
1	0	0	-0
0	Max	0	+∞
1	Max	0	-∞
-	Max	!=0 MSB=1	QNaN
-	Max	!=0 MSB=0	SNaN
-	0	!=0	Denormalized number
-	[1, Max-1]	-	Normalized number

# Cortex M4: Relation to IEEE 754


- Full Compliance mode
  - Process operations according to IEEE 754
- Alternative Half-Precision format
  - $(-1)^s \times (1 + \sum(N_i \cdot 2^{-i})) \times 2^{16}$ , no de-normalized number
- Default NaN mode
  - Any operation with an NaN as an input or that generates a NaN returns the default NaN
- Flush-to-zero mode
  - De-normalized numbers are treated as zero
  - Associated flags for input and output flush

# Complete implementation

---

- **Cortex-M4F does NOT support all operations of IEEE 754-2008**
- Unsupported operations
  - Remainder
  - Round FP number to integer-value FP number
  - Binary to decimal conversions
  - Decimal to binary conversions
  - Direct comparison of SP and DP values
- Full implementation is done by software

# FPU Instructions





# FPU: Arithmetic Instructions

Operation	Description	Assembler	Cycle
Absolute value	of float	VABS.F32	1
Negate	float	VNEG.F32	1
	and multiply float	VNMUL.F32	1
Addition	floating point	VADD.F32	1
Subtract	float	VSUB.F32	1
Multiply	float	VMUL.F32	1
	then accumulate float	VMLA.F32	3
	then subtract float	VMLS.F32	3
	then accumulate then negate float	VNMLA.F32	3
	the subtract the negate float	VNMLS.F32	3
Multiply (fused)	then accumulate float	VFMA.F32	3
	then subtract float	VFMS.F32	3
	then accumulate then negate float	VFNMA.F32	3
	then subtract then negate float	VFNMS.F32	3
Divide	float	VDIV.F32	14
Square-root	of float	VSQRT.F32	14

# FP Comparison and Conversion

---

Operation	Description	Assembler	Cycle
Compare	float with register or zero	VCMP.F32	1
	float with register or zero	VCMPE.F32	1
Convert	between integer, fixed-point, half precision and float	VCVT.F32	1

# FP: Load/Store Instructions

Operation	Description	Assembler	Cycle
Load	multiple doubles (N doubles)	VLDM.64	1+2*N
	multiple floats (N floats)	VLDM.32	1+N
	single double	VLDR.64	3
	single float	VLDR.32	2
Store	multiple double registers (N doubles)	VSTM.64	1+2*N
	multiple float registers (N doubles)	VSTM.32	1+N
	single double register	VSTR.64	3
	single float register	VSTR.32	2
Move	top/bottom half of double to/from core register	VMOV	1
	immediate/float to float-register	VMOV	1
	two floats/one double to/from core registers	VMOV	2
	one float to/from core register	VMOV	1
	floating-point control/status to core register	VMRS	1
	core register to floating-point control/status	VMSR	1
Pop	double registers from stack	VPOP.64	1+2*N
	float registers from stack	VPOP.32	1+N
Push	double registers to stack	VPUSH.64	1+2*N
	float registers to stack	VPUSH.32	1+N

# Floating-point Code Example

---

## ○ Data movement and calculation

```
VLDR          s1, [r0, #0x0C]    // load var1 from the state variable (struct)

VLDR          s2, [r0, #0x00]    // load var2
VADD.F32      s1, s1, s2         // var1 <- var1 + var2

VSTR          s1, [r0, #0x0C]    // store v1 back in state variable
```

# Lab 1: Kalman Filter using FP Ops

---

Step 1: Kalman filter in ARM+FP assembly languages

Step 2: Incorporate into a C program

Step 3: Validate the execution, compare to C code

Step 4: Apply ARM's CMSIS-DSP for Validation

# Lab 1: Kalman Filter

- Kalman filter, a discrete-time system estimation
- Find: internal *state*  $\mathbf{x}$  (non-observable)

- From:


- Output:  $\mathbf{z}$  (measured)
- Input/control:  $\mathbf{u}$  (measured/applied)
- Multivariate normal distributed noise:  $\mathbf{w}$  (covariances),  $\mathbf{v}$

- As

$$\mathbf{x}_k = \mathbf{F}_k \mathbf{x}_{k-1} + \mathbf{B}_k \mathbf{u}_k + \mathbf{w}_k$$

$$\mathbf{z}_k = \mathbf{H}_k \mathbf{x}_k + \mathbf{v}_k$$

Iterative prediction of state  $\mathbf{x}$ , error covariances  $\mathbf{P}$  from  $\mathbf{z}$  prediction mismatch





# Kalman Filter: Simple Code

---

- Code (Python programming language) for single variable  $x$

```
class KalmanFilter(object):
    q = 0.0 # process noise variance, i.e.,  $E(w^2)$ 
    r = 0.0 # measurement noise variance, i.e.,  $E(v^2)$ 
    x = 0.0 # value
    p = 0.0 # estimation error covariance
    k = 0.0 # kalman gain

    def __init__(self, q, r, p=0.0, k=0.0, initial_value=0.0):
        self.q = q
        self.r = r
        self.p = p
        self.x = initial_value

    def update(self, measurement):
        self.p = self.p + self.q
        self.k = self.p / (self.p + self.r)
        self.x = self.x + self.k * (measurement - self.x)
        self.p = (1 - self.k) * self.p

    return self.x
```



# Lab 1: Tools

---

- Procedure: several options
  - Create project: assembler code only
  - When asked, include startup code
  - Edit startup code to branch to entry point
  - Add assembler code file, finish design
  - Compile/build and run

# New Project in STM32CubeIDE

---

- From Information Center: Start New STM32 Project
- Choose the processor from your board
- Enter the project name
- Check all options: C code, executable target and CUBE project type

# What Processor to Pick?

The screenshot shows the STM32CubeIDE software interface. The main window is titled "Welcome to STM32CubeIDE" and displays the "Target Selection" dialog. The "MCU/MPU Selector" tab is active, showing a list of filters (Core, Series, Line, Package, Other, Peripheral) and a "Part Number" dropdown set to "STM32L455". Below the filters, a table lists 5 recommended MCUs/MPUs. The table columns are: Part No, Reference, Marketin..., Unit Pric..., Board, Package, Flash, RAM, IO, and Freq. The table contains 5 rows of data, all for STM32L455 processors with different packages and frequencies.

Information Center Progress

STM32CubeIDE Home

Welcome to STM32CubeIDE

STM32 Project

Target Selection

STM32 target or STM32Cube example selection is required

MCU/MPU Selector Board Selector Example Selector Cross Selector

MCU/MPU Filters

Part Number STM32L455

Core >

Series >

Line >

Package >

Other >

Peripheral >

Features Block Diagram Docs & Resources Datasheet Buy

SIL Ready ASIL Ready ClassB Ready Partner Program

Build your certified safety system with STM32 and STM8

MCUs/MPUs List: 5 items


Display similar items

Export

*	Part No	Reference	Marketin...	Unit Pric...	Board	Package	Flash	RAM	IO	Freq.
☆	STM32L4...	STM32L4...	Active	7.059		UFPGA169	2048 kBy...	640 kBytes	136	120 MHz
☆	STM32L4...	STM32L4...	Active	6.846		UFPGA132	2048 kBy...	640 kBytes	110	120 MHz
☆	STM32L4...	STM32L4...	Active	6.633	B-L455I-IO...	LQFP100	2048 kBy...	640 kBytes	83	120 MHz
☆	STM32L4...	STM32L4...	Active	6.633		LQFP144	2048 kBy...	640 kBytes	115	120 MHz
☆	STM32L4...	STM32L4...	Active	6.633		WLCSP144	2048 kBy...	640 kBytes	110	120 MHz


< Back Next > Cancel Finish

# Project Options



# Project Options

## ○ Default options



The screenshot shows the 'STM32 Project' setup window in an IDE. The window has a title bar with standard macOS window controls (red, yellow, green buttons) and the text 'STM32 Project'. In the top right corner, there is a blue tab labeled 'IDE'. The main content area is titled 'Setup STM32 project' and is divided into two sections: 'Project' and 'Options'.

**Project Section:**

- Project Name:** A text field containing the word 'demo'.
- Use default location:** A checked checkbox.
- Location:** A text field showing the path '/Users/zeljko/STM32CubeIDE/workspace\_1.4.0'. To the right of this field is a 'Browse...' button.

**Options Section:**

- Targeted Language:** Two radio buttons are present: 'C' (which is selected) and 'C++'.
- Targeted Binary Type:** Two radio buttons are present: 'Executable' (which is selected) and 'Static Library'.
- Targeted Project Type:** Two radio buttons are present: 'STM32Cube' (which is selected) and 'Empty'.

**Bottom Bar:**

At the bottom of the window, there is a row of buttons. From left to right, they are: a help button (a circle with a question mark), a '< Back' button, a 'Next >' button, a 'Cancel' button, and a 'Finish' button (which is highlighted in blue).



# FPU programmer model - control

---

Address	Name	Type	Description
0xE000EF34	FPCSR	RW	FP Context Control Register
0xE000EF38	FPCAR	RW	FP Context Address Register
0xE000EF3C	FPDSCR	RW	FP Default Status Control Register
0xE000EF40	MVFR0	RO	Media and VFP Feature Register 0
0xE000EF44	MVFR1	RO	Media and VFP Feature Register 1

1. Note the address space: Peripherals (0xE0...)
2. FPU enabled by writing to CPACR(0xE000ED88)  
`SCR->CPACR |= 0x00F00000;`

# FP stack related registers

---

- **Floating-Point Context Control Register**

- Indicates the context when the FP stack frame has been allocated
- Context preservation setting

- **Floating-Point Context Address Register**

- Points to the stack location reserved for S0

# Status & Control Register

---

- **Floating-Point Default Status Control Register**
  - Details default values for Alternative half-precision mode, Default NaN mode, Flush to zero mode and Rounding mode

# Status & Control Register

## ○ Floating-Point Default Status Control Register

- Default values for
  - Alternative half-precision mode (AHP)
  - Default NaN mode (DN)
  - Flush to zero mode (FZ)
  - Rounding mode (Rmode)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
N	Z	C	V	Reserv ed	AHP	DN	FZ	RMode		Reserved					
rw	rw	rw	rw		rw	rw	rw	rw	rw						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved								IDC	Reserved		IXC	UFC	OFC	DZC	IOC
								rw			rw	rw	rw	rw	rw

# Media & FP Feature

---

- **Media & FP Feature Register 0**

- Details supported mode, instructions and precision

- **Media & FP Feature Register 1**

- Details supported instructions and additional hardware support

# FP Exceptions

---

- **Invalid operation**

- Resulting in a NaN

- **Division by zero**

- **Overflow**

- The result depends on the rounding mode and can produce a +/-oo or the +/-Max value to be written in the destination register

- **Underflow**

- Write the denormalized number in the destination register

- **Inexact result**

- Caused by rounding

# Register Content: Hints

---

- **Condition code bits**
  - Negative, zero, carry and overflow (update on compare operations)
- **ARM special operating mode configuration**
  - Half-precision, default NaN and flush-to-zero mode
- **The rounding mode configuration**
  - Nearest, zero, plus infinity or minus infinity
- **The exception flags**
  - Inexact result flag may not be passed to the interrupt controller...

# Processing Arithmetic Conditions

---

- Two ways:
  - In **software**, by checking **FP status control (condition) register**
  - Through **interrupts** (traps) - not yet for us
- Checking for FP arithmetic conditions
  - FP compare (**VCMP instruction**)
  - Move FP Status Control to (integer) registers: **VMRS**
  - Comparison and Jump/Conditional execution
- Checking in C: trick that (mostly) does the job

```
if (var1 == var2)
```



# FPU Cookbook: FP SCR Register

---

- Condition codes register FPSCR is not in the main processor SCR!
- In assembly:

```
//Check the FPSCR for errors  
VMRS R0, FPSCR //Load FPSCR to R0
```

- In C (via cmsis\_gcc):

```
//Return FPSCR as an error flag  
i = __get_FPSCR();  
return i&0x0000000F;
```

# Problems with Low-level Languages

---

- Programs in low-level languages require detailed documentation, as otherwise they are hard to read for people who were not involved in the process of the program creation
- Example: Company “Ostrich” has recently re-developed their embedded software for flagship products
  - Developed in assembly, 80 percent working, 2000 lines of code
- Suddenly it has been realized that the product is not shippable
- Bugs: system lock-ups indicative of major design flaws or implementation errors + major product performance issues
- Designer has left the company and provided few notes or comments
- You are hired as a consultant. Do you:
  - Fix existing code?
  - Perform complete software redesign and implementation? In this case, which language?

# Problem-oriented Language layer

---

- Compiled to assembly or instruction set level
- You will be using embedded C
- How does this differ from usual use of C?
  - Directly write to registers to control the operation of the processor
  - All of the registers have been mapped to macros
  - Important bit combinations have macros – use these, please !
  - Registers are 32 bits, so `int` type is 4 bytes
  - Register values may change without your specific instructions
  - Limited output system
  - Floating point operations very inefficient, divide + square-root to be avoided