ECSE 426 Exceptions & SW – Part 2

Zeljko Zilic

zeljko.zilic@mcgill.ca





Acknowledgments: to STMicroelectronics for material on processors and the board

Outline

- Demo of IWDG setup and use
- Exception Processing
 - Handler code/Interrupt Service Routine (ISR)
 - Exceptions in support of OS: SVC/Pending SV
- Lab1 Report: document your solution to the lab, such that it gets appreciated
 - Showcase correctness, completeness (handling all cases), performance
- O Lab 2: GPIO + DAC



Exception Handlers (ISRs) in C

- Recall: C compilers follow AAPCS (ARM Architecture Procedure Call Standard)
- C function can modify R0 to R3, R12, R14 (LSR) and PSR
 - Caller-saved registers
 - Code that calls a subroutine must save them to memory if it needs them after the function call
- If C function needs to use R4-R11, it should save these registers onto stack memory and restore them before exiting
 - Callee-saved registers
- Typically R0-R3 are input parameters, and R0 is return result (+ R1 for 64 bit result)



Exception Handlers in C

- Exception mechanism needs to save R0-R3, R12, LR and PSR at exception entrance automatically
- Restore them at exception exit under control of processor's hardware
- Value of return address (PC) is not stored in LR as in normal C function calls
 - Exception mechanism puts an EXC_RETURN code in LR at exception entry
 - Value of return sequence also needs to be saved
- 8 registers need to be saved (+ floating point, if used in ISR)



Stack Frame

- Block of data pushed to stack memory at exception entrance
- 8 words (no FPU) and 17 words (FPU)
- General purpose registers R0-R3 can be easily accessed
- Use stack pointer related addressing
- Pass information to software triggered interrupts or SVC handlers

Stack pointer value

Used stack space padding xPSR (bit 9=1) Return Addr. LR Stack R12 frame **R**3 R2 R1 R0



EXC_RETURN

- When processor enters exception handler or interrupt service routine
 - Value of link register (LR) updated to a code called EXC_RETURN
 - Used to trigger exception return mechanism when loaded into program counter (PC)
 - Some bits provide extra information about the exception sequence
 - 4: Stack frame type = 1 (8 words) or 0 (26 words)
 - 3: Return mode = 1 (Thread) or 0 (Handler)
 - 2: Return stack = 1 (Process stack) or 0 (Main stack)



Exception sequence

- Exception occurs
 - Need to push registers into stack (form stack frame)
 - Perform vector fetch
 - Start exception handler instruction fetch
- Multiple bus interfaces
 - Reduce interrupt latency: do stacking and flash memory access in parallel
 - Stacking: data bus
 - Vector fetch + instruction fetch: instruction bus



OS Support

- Shadowed stack pointer
 - Two stack pointers available
 - MSP used for OS kernel and interrupt handlers. PSP used by application tasks
- Systick timer
 - Simple timer included inside processor.
 - Embedded OS can be used on a wide range of Cortex-M parts
- Supervisor Call (SVC) and Pendable Service Call (PendSV)
 - Allow context switching and other essential embedded OS operations
- Unprivileged execution level
 - Basic security model that restricts access of some application tasks
- Exclusive access
 - Exclusive load and store instructions are useful for semaphore and mutual exclusive (MUTEX) operations in the OS




Shadowed Stack Pointer

- Main Stack Pointer (MSP)
 - Default stack pointer
 - Used in Thread mode when CONTROL bit[1] (SPSEL) is 0
 - Always used in Handler mode
- Processor Stack Pointer (PSP)
 - Used in Thread mode when CONTROL bit[1] (SPSEL) is 1
- In systems with an embedded OS or RTOS
 - Exception handlers (including OS kernel) use MSP
 - Application tasks use PSP
 - Each application task has its own stack space
 - Context switching in OS updates PSP each time context is switched



Shadowed Stack Pointer



Shadowed Stack Pointer

- If application task has a problem that leads to stack corruption, stack of OS and other tasks likely remains intact
- Stack space for each task only needs to cover maximum stack usage plus one level of stack frame
- OS can use Memory Protection Unit (MPU) to define the stack region which an application task can use
 - If task has a stack overflow problem, MPU can trigger a MemManage fault exception
 - Prevent task from overwriting memory regions outside its allocated stack space



Context Switching

- OS needs to switch between different tasks
- Context switching usually carried out in the PendSV handler
- Can be triggered by a periodic SysTick exception
- Inside context switching operation
 - Save current status of registers in the current task
 - Save the current PSP value
 - Set the PSP value to the last SP value for the next task
 - Restore the last values for the next task
 - Use exception return to switch to the task
- Context switching is carried out in PendSV
 - Typically at lowest priority level
 - Prevents context switching from happening in the middle of an interrupt handler



Supervisor Calls: SVC & PendSV

- SVC (Supervisor Call) and PendSV (Pendable Service Call)
 - Important for OS designs
- SVC Instruction
 - Keil/ARM: svc
 - Portable; hardware abstraction
 - Can write to NVIC using a software trigger interrupt register, but several instructions might execute while the interrupt is pending
 - With __svc, the SVC handler executes immediately (except when another higher priority exception arrives)
- Can be used as API to allow application tasks to access system resources



Supervisor Calls: SVC & PendSV

Supervisor Call (SVC): for system function calls


Unprivileged

User

program

SVC

- Portable; HW abstraction
- Can't nest! (no SVC in SVC)
- SVC Instruction
 - Keil/ARM: svc
- Pendable SV: can wait/nest
- SysTick: OS clock
 - Good for RTOS
 - 24-bit down counter
 - 2 clock sources
 - Only priviledged mode



Privileged

Kernel

Operating system

Device

drivers




Hardware

Peripherals

Supervisor Calls: SVC

- Systems with high reliability requirements
 - Some hardware set up to be privileged access only
 - Embedded system is more robust and secure






Supervisor Calls: SVC

Application tasks

2014

- Run in unprivileged access level
- Can only access protected resources via services from OS
- Cannot gain unauthorized access to critical hardware
- No need to know programming details of underlying hardware
- Can be developed independently of OS (don't need to know exact address of OS service functions – only the SVC service number and parameters)
- Hardware level programming handled by device drivers



- SVC instruction (__svc)
 - Needs immediate value (SVC #0x3; Call SVC function 3)
 - SVC exception handler extracts parameter and knows which action to perform

• Procedure

- Determine if the calling program was using main stack or process stack?
- Read the program counter value from appropriate stack
- Read instruction from that address (masking out unnecessary bits)

```
SVC_Handler ; NOTE: Code written in ARM Assembler!

TST lr, #4 ; Test bit 2 of EXC_RETURN

ITE EQ

MRSNE R0, MSP ; if 0, stacking using MSP, copy to R0

MRSEQ R0, PSP ; if 1, stacking using PSP, copy to R0

LDR R0, [R0, #24] ; get stacked PC from stack frame

; stacked PC = address of instruction after SVC)

LDRB R0, [R0, #-2] ; get first byte of the SVC instruction

; now SVC number is in R0
```

- In C, we break it into two parts
- Can't check the value of LR (EXC_RETURN) in C
- Use assembly inline (__asm)

```
void SVC Handler C(unsigned int * svc args)
  uint8 t svc number;
  unint32 t stacked r0, stacked r1, stacked r2, stacked r3;
  svc number = ((char *) svc_args[6])[-2];
  // Memory[(Stacked PC)-2]
  stacked r0 = svc args[0];
  stacked r1 = svc args[1];
  stacked r2 = svc args[2];
  stacked r3 = svc args[3];
  // other processing
  // Return result (e.g. sum of first two elements)
  svc args[0] = stacked r0 + stacked r1;
  return;
}
```

- Passing the address of the stack frame allows the C handler to extract any information it needs
- Essential if you want to pass parameters to an SVC service and get a return value
- A higher priority interrupt could be executed first and change the values of R0, R1, etc.
- Using the stack frame ensures your SVC handler gets the correct input parameters



PendSV

- Pended Service Call (exception type 14)
 - Programmable priority level
 - Triggered by writing to Interrupt Control and Status Register (ICSR)
 - Unlike SVC, it is not precise. Pending status can be set in a higher priority exception handler
- Execution of OS kernel (and context switching) triggered by
 - SVC call from an application task (e.g. task is stalled because it is waiting for data or an event)
 - Periodic SysTick exception
- PendSV is lowest priority exception
 - Context switching delayed until all other IRQ handlers have finished
 - OS can set pending status of PendSV & carry out context switching in PendSV exception handler

Exclusive Access

- Multi-tasking system: tasks need to share limited resources
 - For example, one console output
- Tasks need to "lock" a resource and then "free" it after use
 - Usually based on software variables
 - If lock variable is set, other tasks can see that the resource is locked
- Lock variable is called a semaphore
 - If only one resource is available, also called Mutual Exclusive (MUTEX)
 - In general, semaphores can support multiple tokens
 - e.g. one for each channel of a communication stack
 - Semaphore implemented as a token counter
 - Each task decrements the semaphore when it needs the resource



Exclusive Access (2)

- Decrement of counter is not atomic
 - One instruction to read variable
 - One instruction to decrement it
 - One instruction to write back to memory
- Context switching may occur between read and write
 - Simplest approach: disable context switching when handling semaphores
 - Can increase latency and only works for single processor designs
 - Multi-processor: tasks on different processors can try to decrement semaphore variable at same time



Exclusive Access: Local Monitor (LL/SC)

- Cortex-M4 supports feature called exclusive access
 - Semaphores read and written by exclusive load and exclusive store
 - If during store, access cannot be guaranteed to be exclusive, exclusive store fails
- Processor has small hardware unit called the local monitor
 - Normally in Open Access state
 - Exclusive load: switches to Exclusive Access state
 - Exclusive store: only if local monitor in Exclusive Access state
 - STREX fails if
 - CLREX has been executed (switching local monitor back to Open)
 - Context switch has occurred (interrupt)
 - No LDREX was executed earlier
 - External hardware returns an exclusive fail status
 - Multiprocessor systems need a global exclusive access monitor



Summary

- Exception handling
 - Exception return code is inserted into link register
 - Provides key information about the exception
 - Handling is built around the stack frame
- Cortex M4 and the Discovery board provide multiple resources to support operating system functionality
 - Shadowed stack: different stacks for different tasks
 - Supervisor calls: OS provides hardware access services
 - Pending service call: context switching
 - Exclusive access: local monitor and exclusive load/store



- Quickly Identify the User/Supervisor stack based on low-order address bits
 - MRS: Move to register from special register
- Process right type of SVC
- Note assembly inline (__asm)

```
#define SVC_00 0x00
#define SVC_01 0x01
void __svc(SVC_00) svc_zero(const char *string);
void __svc(SVC_01) svc_one(const char *string);
int call_system_func(void)
{
    svc_zero("String to pass to SVC handler zero");
    svc_one("String to pass to a different OS function");
}
```

```
__asm void SVCHandler(void)
    IMPORT SVCHandler_main
    TST lr. #4
    MRSEQ r0, MSP
    MRSNE r0, PSP
    B SVCHandler_main
void SVCHandler_main(unsigned int * svc_args)
    unsigned int svc_number;
    Stack contains:
    * r0, r1, r2, r3, r12, r14, the return address and xPSR
    * First argument (r0) is svc_args[0]
    svc_number = ((char *)svc_args[6])[-2];
    switch(svc_number)
        case SVC 00:
            /* Handle SVC 00 °/
            break:
        case SVC 01:
            /* Handle SVC 01 */
            break:
        default:
            /* Unknown SVC */
            break:
```

Source : Application Note 179 - Cortex™-M3 Embedded Software Development