Using IP in Quartus II

ADC with DE- series boards

Master Degree in Automation Engineering


Digital Programmable Systems

Department of Electrical and Information Engineering


Politecnico di Bari

Dr. Eng. Martino De Carlo


- 1) Open a new blank project
- 2) Go on Tools -> Platform Designer




3) Search on the left for "ADC Controller for DE-series boards" and double click




4) Set parameters as in Fig and click on "Finish"




5) Click on the grey dots to activate the connections (the links should become black)




6) Click on "Finish" and save when asked




7) Click on "Close"




8) Click on "Close"



9) Click on "Yes" when asked to generate the code




10) Select "VHDL" and click "Generate"




11) Click on "Finish"


12) Click on "Finish" and then "OK"





13) Double click on the IP catalog on "ADC Controller for DE-series Boards"





14) Press OK when asked to save














Integration with Quartus Software

The following new files were created:
C:\intelFPGA_lite\20.1\trialADC\unnamed.qsys


To edit or modify a .qsys file in your design, do one of the following in the Quartus software main window:
Open the .qsys file with the Open command on the File menu
Double-click the .qsys file on the Files tab in the Project Navigator
Open Platform Designer from the Tools menu
Use the qsys-edit command at the command line

To generate HDL. files from a .qsys file, do one of the following in the Quartus software:
Open Platform Designer from the Tools menu
Use the qsys-edit command at the command line
Open Platform Designer from the Quartus software and click on the 'Generate HDL...' button


15) Click on Finish, Close and then Ok

16) Open the .qip file just created (...unnamed/synthesis/unnamed.qip)


ADD it to the project!



17) Go On Files view in the Project Navigator



18) Open the unnamed.vhd file



19) Open the unnamed.vhd file

```
-- unnamed.vhd

-- Generated using ACDS version 20.1 720

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

lentity unnamed is
lentity unnamed i
```

20) Now you can use it to place a component in your VHDL code