Minimal UART CPU Instruction Set v1.4

Legend: A=accumulator, R=result, M=most significant byte, ?=undefined, -=unchanged

				Legend: A=ac	cumulator, R=result, M=n	nost signif	ficant byte, ?=undefined, -=	unch	ang	ed	
Inst	ruct	ion	Description	Target	Operand		Accumulator	F	la	gs	Clock
Name	DEC	HEX			Type	Size	Change	N	С	Z	Cycles
NOP	0	00	No Operation	none	none	0	none	-	_	-	16
BNK	1		Set FLASH bank*	bank	Α	Θ	none	 	-	-	4
OUT	2		Output to Terminal	UART	Α	0	none	1	0	0	4
CLC	3		Clear Carry In Flag	none	none	0	none	1		0	5
SEC	4		Set Carry In Flag			0		0	1	-	5
				none	none	_	none	_	_		
LSL	5		Logical Shift Left (=ASL)	A	none	0	result	R		R	5
ROL	6		Rotate Shift Left	Α	none	0	result	R		R	5
LSR	7		Logical Shift Right	Α	none	Θ	result	R	_	R	13
ROR	8		Rotate Shift Right	Α	none	0	result	R	R	-	12
ASR	9	09	Arithmetic Shift Right	Α	none	0	result	R	R	-	15
INP	10	0A	Terminal Input and CPI \$ff	Α	none	0	result	R		R	6
NEG	11	0B	Negate	Α	none	0	result	Α	?	Α	6
INC	12	0C	Increment	Α	none	0	result	R	R	R	5
DEC	13	0D	Decrement	Α	none	0	result	R	R		5
LDI	14	0E	Load from	Α	immediate	1	result	_	_	1-1	4
ADI	15		Add	A	immediate	1	result	R	R	R	5
SBI	16		Subtract	A	immediate	1	result	R		R	5
CPI	17		Compare	A	immediate	1		R	R	_	5
							none		_	-	5
ACI	18		Add with Carry In	A	immediate	1	result	R	R	-	
SCI	19		Subtract with Carry In	A	immediate	1	result	R		R	5
JPA	20		Jump to	PC	abs address	2	none	-	_	-	6
LDA	21		Load from	Α	abs address	2	result	_	_	-	7
STA	22		Store A to	byte @	abs address	2	none	-	-	-	8
ADA	23	17	Add	Α	abs address	2	result	R	R	R	8
SBA	24	18	Subtract	Α	abs address	2	result	R	R	R	8
СРА	25		Compare	Α	abs address	2	none	R		R	8
ACA	26		Add with Carry In	Α	abs address	2	result	R	R	_	8
SCA	27		Subtract with Carry In	A	abs address	2	result	R	R	$\overline{}$	8
JPR	28		Jump to	PC	rel address	2	none		_	-	9
LDR	29		Load from	A	rel address	2		_	_		10
_							result				
STR	30		Store A to	byte @	rel address	2	none	-	_	-	10
ADR	31		Add	A	rel address	2	result	R		R	11
SBR	32		Subtract	Α	rel address	2	result		_		11
CPR	33		Compare	Α	rel address	2	none	R		R	11
ACR	34	22	Add with Carry In	Α	rel address	2	result	R	R	R	11
SCR	35	23	Subtract with Carry In	Α	rel address	2	result	R	R	R	11
CLB	36	24	Clear	byte @	abs address	2	like target	0	1	0	8
NEB	37	25	Negate	byte @	abs address	2	like target	Α	?	Α	10
INB	38		Increment	byte @	abs address	2	like target	R		R	10
DEB	39		Decrement	byte @	abs address	2	like target	_	-	R	10
ADB	40		Add	byte @	abs address	2	none	_	-	R	9
										R	
SBB	41		Subtract	byte @	abs address	2	none				10
ACB	42		Add with Carry In	byte @	abs address	2	none	_	_	R	9
SCB	43		Subtract with Carry In	byte @	abs address	2	none	_	-	R	10
CLW	44		Clear	word @	abs address	2	none	0	1	-	10
NEW	45		Negate	word @	abs address	2	not preserved				12
INW	46	2E	Increment	word @	abs address	2	not preserved	М	М	М	12
DEW	47	2F	Decrement	word @	abs address	2	not preserved	М	М	М	12
ADW	48	30	Add	word @	abs address		not preserved	_	-	_	11
SBW	49		Subtract	word @	abs address	2	not preserved				12
ACW	50		Add with Carry In	word @	abs address	2	not preserved	_	-	-	12
SCW	51		Subtract with Carry In	word @	abs address		not preserved				13
LDS	52		Load from Stack	A A	offset	1	result	?		?	9
								_	-	-	
STS	53		Store A on Stack	stack	offset	1	none	?	?		16
PHS	54		Push on Stack	stack	none	0	none	?		?	12
PLS	55		Pull from Stack	Α	none	0	result	?		?	10
JPS	56		Jump to Subroutine	PC	abs address		not preserved			?	16
RTS	57	39	Return from Subroutine	PC	none	0	not preserved	?	?	?	14
BNE	58	3A	Branch on Non-Zero	PC	abs address	2	none	<u>_</u>	-	-	5/6
BEQ	59	3B	Branch on Zero	PC	abs address	2	none	-	_	[-]	5/6
BCC	60		Branch on Carry Clear	PC	abs address	2	none	-	-	1-1	5/6
BCS	61		Branch on Carry Set	PC	abs address	2	none	 	_	1-1	5/6
BPL	62		Branch on Plus	PC	abs address	2	none	-	_	1-1	5/6
BMI	63			PC		2		-	+	-	
DMT	03	Э Г	Branch on Minus	۲۰	abs address		none		_		5/6

^{*} has no effect on version 1.3 (32KB FLASH Edition)