

Presentation Format for Final Exam ***(Embedded Systems)***

Eunseo Ko

IT Engineering
Sookmyung Women's University


Outline

- About My GPP
- Block Diagram and HLSM for RTL Design of GPP
- Two-Procedure RTL Description of the Algorithm in Verilog
- Specification of Components from Xilinx CORE Generator
- Hierarchy of Verilog Files
- Test-Vector Generator
- Verilog-Testbench for Simulating RTL Design of the Algorithm
- Modelsim Simulation
- Xilinx ISE – RTL Synthesis by XST
- Hardware Performance Evaluation
- Attempt Review
- Improvements

About My GPP


- GPP (General Purpose Processor)
 - CPU (Central Processing Unit)
 - I-Cache, Decoder, ALU, Register 포함
 - +, -, *, /, <<, >> 연산 가능
- Why I select GPP?
 - 컴퓨터의 필수 구성 요소
 - 임베디드 개발자 희망 : 하드웨어에 대한 이해 필요
 - GPP를 직접 만들며 컴퓨터 시스템의 구성을 직접 이해하고 싶음
 - 교수님의 허락을 맡아 하드웨어 가속기가 아닌 범용 프로세서 제작

Block Diagram and HLSM for RTL Design of GPP



Block Diagram for GPP algorithm

Inputs : Data (64 byte Memory), Str
 Outputs : en, we, Done
 Local registers : register (128 byte Memory),
 IR (32 bit), op, rs, rt, rd, sh, fn,
 PC, result



HLSM for GPP algorithm

Two-Procedure RTL Description of the Algorithm in Verilog

```

1  `include "define.h" GPP
2
3  module GPP (Addr, Data, RW, En, Done, Clk, Rst, Str);
4      프로세서 동작/종료 제어
5      input      Clk, Rst, Str;
6      integer    I;
7
8      // SRAM I-Cache 구성 요소
9      output reg [(`D_WIDTH-1):0] Addr;
10     input      [(`D_WIDTH-1):0] Data;
11     output reg  RW, En, Done;
12
13     // register Register
14     reg [(`D_WIDTH-1):0] regi [0:25];
15
16     parameter  S_wait      = 0,
17                S_initial   = 1,
18                S_fetch1    = 2,
19                S_fetch2    = 3,
20                S_decode     = 4,
21                S_execute1   = 5,
22                S_execute2   = 6,
23                S_end        = 7;
24
25     reg        [3:0] State, StateNext;
26     reg        [(`D_WIDTH-1):0] IR;
27     integer    PC;
28     프로세서 상태 및 명령어 구성 요소
29
30     // im = rd+sh+fn
31     wire [5:0] op;
32     wire [4:0] rs;
33     wire [4:0] rt;
34     wire [4:0] rd;
35     wire [4:0] sh;
36     wire [5:0] fn;
37     Decoder decoder (IR, op, rs, rt, rd, sh, fn);
38
39     reg        [2:0] op_code;
40     reg        [(`D_WIDTH-1):0] operand1, operand2;
41     wire       [(`D_WIDTH-1):0] result;
42     reg        enable;
43     피연산자 지정 및 연산
44
45     ALU alu (op_code, operand1, operand2, result, enable);
46
47     // StateReg 다음 동작 지정 프로시저
48     always @(posedge Clk) begin
49         if (Rst == 1)
50             State <= S_wait;
51         else
52             State <= StateNext;
53     end
54
55     // ComLogic 상태 별 행위 프로시저
56     always @(State) begin
57         case(State)
58             S_wait: begin Str(시작)을 기다리는 상태
59                 if (Str)
60                     StateNext <= S_initial;
61                 else
62                     StateNext <= S_wait;
63             end
64             S_initial: begin GPP 연산이 시작되어
65                 Done <= 1'b0; 기초 변수 초기화
66                 PC <= 0;
67                 regi[0] <= 0;
68                 StateNext <= S_fetch1;
69             end
70             S_fetch1: begin I-Cache의 내용을 다 읽을 때까지 진행,
71                 if (PC==`SL_WIDTH) I-Cache에서 한 줄 씩 가져오기
72                     StateNext <= S_end;
73                 else begin
74                     Addr <= {`SA_WIDTH{1'b0}};
75                     RW <= 1'b0;
76                     En <= 1'b0;
77
78                     op_code <= 3'b000;
79                     operand1 <= {`D_WIDTH{1'b0}};
80                     operand2 <= {`D_WIDTH{1'b0}};
81                     enable <= 1'b0;
82
83                     Addr <= PC;
84                     RW <= 1'b0;
85                     En <= 1'b1;
86                     PC <= PC+1;
87                 end
88             end
89             S_fetch2: begin Fetch를 위한 여분 State
90                 StateNext <= S_decode;
91             end
92             S_decode: begin Instruction에 저장
93                 IR <= Data; Decoder 가 명령어 분리
94                 StateNext <= S_execute1;
95             end
96             S_execute1:
97         end case
98     end

```

Two-Procedure RTL Description of the Algorithm in Verilog

```

97     S_execute1: begin
98         case(op)
99             0: begin
100                 case(fn)
101                     0: begin // sll
102                         op_code <= 3'b100;
103                         operand1 <= regi[rt];
104                         operand2 <= sh;
105                     end
106                     2: begin // srl
107                         op_code <= 3'b101;
108                         operand1 <= regi[rt];
109                         operand2 <= sh;
110                     end
111                     24: begin // mult
112                         op_code <= 3'b010;
113                         operand1 <= regi[rs];
114                         operand2 <= regi[rt];
115                     end
116                     26: begin // div
117                         op_code <= 3'b011;
118                         operand1 <= regi[rs];
119                         operand2 <= regi[rt];
120                     end
121                     32: begin // add
122                         op_code <= 3'b000;
123                         operand1 <= regi[rs];
124                         operand2 <= regi[rt];
125                     end
126                     34: begin // sub
127                         op_code <= 3'b001;
128                         operand1 <= regi[rs];
129                         operand2 <= regi[rt];
130                     end
131                 endcase
132             end
133             8: begin // addi
134                 op_code <= 3'b000;
135                 operand1 <= regi[rs];
136                 operand2 <= {rd,sh,fn};
137             end
138         endcase

```

실행1 : ALU 연산

연산을 위한 opcode와
피연산자 지정

Enable로 연산 시작

```

140         enable <= 1'b1;
141         StateNext <= S_execute2;
142     end
143     S_execute2: begin
144         case(op)
145             0: regi[rd] <= result;
146             8: regi[rt] <= result;
147         endcase
148     end
149     StateNext <= S_fetch1;
150 end
151 S_end : begin
152     $write("regi : ");
153     for (I=0; I<25; I=I+1) begin
154         $write("%2d, ", regi[I]);
155     end
156     $display("%2d", regi[25]);
157     Done <= 1;
158     StateNext <= S_wait;
159 end
160 endcase
161 end
162 end
163 end
164 endmodule

```

실행2 : 연산 결과 레지스터에 저장

모든 명령어 처리가 끝나면
레지스터를 출력하고 종료

Two-Procedure RTL Description of the Algorithm in Verilog

Decoder

```
1  `timescale 1ns/1ns
2
3  module Decoder(IC, op, rs, rt, rd, sh, fn);
4
5      input [31:0] IC;          명령어 분리
6      output reg [5:0] op;
7      output reg [4:0] rs;
8      output reg [4:0] rt;
9      output reg [4:0] rd;
10     output reg [4:0] sh;
11     output reg [5:0] fn;
12
13     always @(IC) begin
14         {op, rs, rt, rd, sh, fn} <= IC;
15     end
16
17 endmodule
```

ALU

```
1  `include "define.h"
2
3  module ALU(op_code, operand1, operand2, result, enable);
4
5      input [2:0] op_code;
6      input [D_WIDTH-1:0] operand1, operand2;
7      output reg [D_WIDTH-1:0] result;
8      input enable;
9
10     always @* begin          Opcode에 따라 각 연산 진행
11         if (enable) begin
12             case(op_code)
13                 0: result <= operand1 + operand2; // add, addi
14                 1: result <= operand1 - operand2; // sub
15                 2: result <= operand1 * operand2; // mult
16                 3: begin // div
17                     case (operand2[2:0])
18                         3'b100: result <= operand1 >> 2;
19                         3'b010: result <= operand1 >> 1;
20                     endcase
21                 end
22                 4: result <= operand1 << operand2; // sll
23                 5: result <= operand1 >> operand2; // srl
24             endcase
25         end
26     end
27
28 endmodule
```

Specification of Components from Xilinx CORE Generator

Interface for GPP

Sharing data

Interface for Testbench

4-bit

4-bit

Dual Port Block Memory

Parameters Core Overview Contact Web Links

logiCORE

Dual Port Block Memory

A, B port 모두 동일한 bit로 입출력 진행
Data size : 32bit
Address size : 4bit

Component Name

Memory Size

Width A Valid Range: 1..256 Depth A Valid Range: 2..131072
Width B Depth B

Port A Options

Configuration	Read And Write	Write Only	Read Only
Write Mode	Read After Write	Read Before Write	No Read On Write

Port B Options

Configuration	Read And Write	Write Only	Read Only
Write Mode	Read After Write	Read Before Write	No Read On Write

ADDRA DOUTA
DINA RFDA
WEA RDYA
ENA
SINITA
NDA
CLKA
ADDRB DOUTB
DINB RFDB
WEB RDYB
ENB
SINITB
NDB
CLKB

<Back Next>

Page 1 of 4

Generate Dismiss Data Sheet... Version Info...

Hierarchy of Verilog Files

TestBench.v

TOP.v

GPP.v

GPP


Decoder.v

Register


ALU

ALU.v


Done



sram_coregen.v



Test-Vector Generator



- GPP.exe (source code : GPP.c)
 - C-program for GPP algorithm generating sw_result.txt
- No tvgen.exe
 - 난수가 아닌 특정 계산을 위한 명령어가 필요하기 때문
 - 직접 t레지스터, s레지스터의 목적을 구분하여 16개 명령어 생성

Test-Vector Generator


```
1  #include <stdio.h>
2  #include <stdint.h>
3  #include <stdlib.h>
4  #include "tv.h"
5
6  int main(void){
7
8      // 결과 레지스터 파일
9      FILE *fp;
10     int i, length=sizeof(IC)/sizeof(IC[0]);
11
12     uint32_t regi[32] = {0,}; register 파일
13     uint32_t op, rs, rt, rd, sh, fn, im;
14
15     fp = fopen("sw/sw_result.txt", "w"); 결과 파일 생성
16     if(fp==NULL){ 에러 시 프로그램 종료
17         printf("error occurs when opening sw_result.txt!\n", i);
18         exit(1);
19     }
20
21     for (i=0; i<length; i++){ IC에서 op, rs, rt, im 추출
22         // opcode 추출, 1111 1100 0000 0000 0000 0000 0000 0000
23         op = (IC[i] & 0xFC000000) >> 26;
24
25         // rs 추출, 0000 0011 1110 0000 0000 0000 0000 0000
26         rs = (IC[i] & 0x3E000000) >> 21;
27
28         // rt 추출, 0000 0000 0001 1111 0000 0000 0000 0000
29         rt = (IC[i] & 0x1F0000) >> 16;
30
31         // immediate 추출, 0000 0000 0000 0000 1111 1111 1111 1111
32         im = IC[i] & 0xFFFF;
```

```
C: > eunseo > EmbeddedSystem > GPP > sw > C tv.h > ...
1  #include <stdint.h>
2
3  uint32_t IC[16] = {
4      0x20080001,
5      0x20090003,
6      0x01098020,
7      0x200A0002,
8      0x020A8818,
9      0x0230881a,
10     0x02118022,
11     0x001188C0,
12     0x00119082,
13     0x20130007,
14     0x200B0004,
15     0x026BA018,
16     0x0013A882,
17     0x02B1B018,
18     0x200C0004,
19     0x02CCA822
20 };
```

Test-Vector Generator

```
37     switch (op){
38     case 0:
39         // rd 추출, 0000 0000 0000 0000 1111 1000 0000 0000
40         rd = (IC[i] & 0xF800) >> 11;
41
42         // funct 추출, 0000 0000 0000 0000 0000 0000 0011 1111
43         fn = IC[i] & 0x3F;
44
45         switch (fn){
46             각 연산 수행 후 register에 저장
47
48             case 0: //0x00 shift left
49                 // shamt 추출 IC에서 sh 추출
50                 sh = (IC[i] & 0x7C0) >> 6; // 0000 0000 0000 0000 0000 0111 1100
51                 regi[rd] = regi[rt] << sh;
52                 printf("Shift Left $(%), $(%), %d : %d\n", rd, rt, sh, regi[rd]);
53                 break;
54
55             case 2: //0x02 shift right
56                 sh = (IC[i] & 0x7C0) >> 6; // 0000 0000 0000 0000 0000 0111 1100
57                 regi[rd] = regi[rt] >> sh;
58                 printf("Shift Right $(%), $(%), %d : %d\n", rd, rt, sh, regi[rd]);
59                 break;
60
61             case 24: //0x18
62                 regi[rd] = regi[rs] * regi[rt];
63                 printf("Multiply $(%), $(%), $(%) : %d\n", rd, rs, rt, regi[rd]);
64                 break;
65
66             case 26: //0x1a
67                 regi[rd] = regi[rs] / regi[rt];
68                 printf("Divide $(%), $(%), $(%) : %d\n", rd, rs, rt, regi[rd]);
69                 break;
70
71             case 32: // 0x20
72                 regi[rd] = regi[rs] + regi[rt];
73                 printf("Add $(%), $(%), $(%) : %d\n", rd, rs, rt, regi[rd]);
74                 break;
75
76             case 34: //0x22
77                 regi[rd] = regi[rs] - regi[rt];
78                 printf("Subtract $(%), $(%), $(%) : %d\n", rd, rs, rt, regi[rd]);
79                 break;
80
81             }
82             break;
83
84             case 8:
85                 printf("addi $(%), $(%), %d\n", rt, rs, im);
86                 regi[rt] = regi[rs] + im;
87                 break;
88         }
89     }
90     register 출력
91     for (i = 0; i < 32; i++)
92         fprintf(fp, "%d: %x\n", i, regi[i]);
93
94     return 0;
95 }
```

Test-Vector Generator



- Register는 GPP 내의 변수 -> Testbench에서 비교 불가능
- sw_result.txt와 Hardware results (modelsim의 transcript) 비교

Verilog-Testbench for Simulating RTL Design of the Algorithm

```

1  `include "define.h"
2
3  module TestBench();
4
5      reg Clk, Rst, Rst_M, Str;
6      wire Done;
7
8      reg [`SA_WIDTH-1]:0 Addr;
9      reg [`D_WIDTH-1]:0 Data_I;
10     wire [`D_WIDTH-1]:0 Data_O;
11     reg En, RW;
12
13     reg [`D_WIDTH-1]:0 regi[`SL_WIDTH-1]:0;
14     integer Index;
15     parameter ClkPeriod = 20;
16
17     GPP_TOP CompToTest(Clk, Done, Rst, Str, Addr, Data_I, Data_O, En, RW, Rst_M);
18
19     // Clock Procedure
20     always begin
21         Clk <= 1'b0;    Clock 생성
22         Clk <= 1'b1;    #(ClkPeriod/2);
23     end
24
25     initial $readmemh("src/I-Cache.txt", regi);
26
27     initial begin
28         Rst_M <= 1'b1; Rst <= 1'b0; Str <= 1'b0;
29         En <= 1'b0; RW <= 1'b0;
30         @(posedge Clk);
31
32         Rst_M <= 1'b0;
33         @(posedge Clk);
34
35         for (Index=0; Index<`SL_WIDTH; Index=Index+1) begin
36             $display("Writing to SRAM: Addr=%2d, Data=%h", Index, regi[Index]);
37             Addr <= Index;
38             Data_I <= regi[Index];
39             RW <= 1'b1;
40             En <= 1'b1;
41             @(posedge Clk);
42         end
43
44         En <= 1'b0; RW <= 1'b0;
45         @(posedge Clk);
46
47         Rst <= 1'b1;
48         @(posedge Clk);
49
50         // S_wait
51         Rst <= 1'b0; Str <= 1'b1;
52         @(posedge Clk);
53
54         // S_initial
55         Str <= 1'b0;
56         @(posedge Clk);
57
58         // when GPP is done
59         while (Done != 1'b1)
60             @(posedge Clk);
61
62         $stop;
63     end
64
65 endmodule

```

GPP와 SRAM을 연동한 최상위 모듈

기본 Rst, Str 변수 설정 -> GPP 실행

GPP 종료될 때까지 Clk 실행

명령어가 저장된 txt파일을 가져와
SRAM에 순차적으로 저장

Modelsim Simulation

- Xilinx ISE에서 modelsim 사용 불가
- 개인 노트북의 modelsim에서 진행

The screenshot displays the ModelSim SE-64 10.3 interface with several windows open:

- Create Project:** Project Name is "Modelsim 프로젝트 생성", Project Location is "C:/eunseo/EmbeddedSystem/GPP", and Default Library Name is "work".
- Start Simulation:** The "Libraries" tab is active, showing the search path "C:/eunseo/EmbeddedSystem/GPP/ise/XilinxCoreLib_ver" and the "Add ISE library" button.
- ModelSim SE-64 10.3:** The main window shows the project "C:/eunseo/EmbeddedSystem/GPP/GPP" with a list of files imported from the XilinxCoreLib_ver library.
- Transcript:** The output window shows the successful compilation of the project files.

File import (.v files)

Status	Type	Name	Order	Modified
✓	Verilog	ALU.v	1	06/23/2024 04:35:19 ...
✓	Verilog	Decoder.v	2	06/23/2024 03:05:09 ...
✓	Verilog	GPP.v	3	06/23/2024 04:23:47 ...
✓	Verilog	sram_coregen.v	5	06/23/2024 04:31:02 ...
✓	Verilog	TestBench.v	4	06/23/2024 04:21:05 ...
✓	Verilog	TOP.v	0	06/23/2024 04:22:59 ...

Transcript

```
# Loading project GPP
# reading C:/modeltech64_10.3/win64/./modelsim.ini
# Loading project GPP
# Compile of TOP.v was successful.
# Compile of ALU.v was successful.
# Compile of Decoder.v was successful.
# Compile of GPP.v was successful.
# Compile of TestBench.v was successful.
# Compile of sram_coregen.v was successful.
# 6 compiles, 0 failed with no errors.
```

Modelsim Simulation

ModelSim SE-64 10.3

File Edit View Compile Simulate Add Wave Tools Layout Bookmarks Window Help

100 ps

I-Cache.txt 파일 속 명령어들 순차적으로 SRAM에 저장
GPP의 Decoder, ALU, Register는 내부 모듈/변수이기
때문에 testbench simulation waveform에서 확인 불가

Wave - Default

Instance

- TestBench
 - CompToTe
 - #ALWAYS
 - #INITIAL#
 - #vsim_capac

Msgs

4h0 4h1 4h2 4h3 4h4 4h5 4h6 4h7 4h8 4h9 4ha 4hb 4hc 4hd 4he 4hf

32h02cca822

32h00000000

32h00000010

Now 2070000 ps

Cursor 1 2070000 ps


Transcript

```
# Loading C:/eunseo/EmbeddedSystem/GPP/ise/XilinxCoreLib_ver.BLKMEMDP_V6_3
add wave -position end sim:/TestBench/*
VSIM 3> run -all
# Writing to SRAM: Addr= 0, Data=20080001
# Writing to SRAM: Addr= 1, Data=20090003
# Writing to SRAM: Addr= 2, Data=01098020
# Writing to SRAM: Addr= 3, Data=200a0002
# Writing to SRAM: Addr= 4, Data=020a8818
# Writing to SRAM: Addr= 5, Data=0230881a
# Writing to SRAM: Addr= 6, Data=02118022
# Writing to SRAM: Addr= 7, Data=001188c0
# Writing to SRAM: Addr= 8, Data=00119082
# Writing to SRAM: Addr= 9, Data=20130007
# Writing to SRAM: Addr=10, Data=200b0004
# Writing to SRAM: Addr=11, Data=026ba018
# Writing to SRAM: Addr=12, Data=0013a882
# Writing to SRAM: Addr=13, Data=02b1b018
# Writing to SRAM: Addr=14, Data=200c0004
# Writing to SRAM: Addr=15, Data=02cca822
# regi : 0, x, x, x, x, x, x, x, x, 1, 3, 2, 4, 4, x, x, x, 2, 16, 4, 7, 28, 12, 16, x, x, x
** Note: $stop : C:/eunseo/EmbeddedSystem/GPP/src/TestBench.v(62)
# Time: 2070 ns Iteration: 1 Instance: /TestBench
# Break in Module TestBench at C:/eunseo/EmbeddedSystem/GPP/src/TestBench.v line 62
VSIM 4>
```

SRAM에 저장되는 데이터들 확인 가능
GPP 종료 직전 지금까지 저장된 register 변수 내용들 확인 가능


Xilinx ISE – RTL Synthesis by XST

- 프로젝트 생성 및 add files



Xilinx ISE – RTL Synthesis by XST

• 성공적으로 합성 완료



Advanced HDL Synthesis Report

사용된 의미있는 Datapath Component 나열
Fpga 내의 resources를 사용한 것

```

Macro Statistics
# Multipliers                      : 1
  32x32-bit multiplier              : 1
# Adders/Subtractors               : 2
  32-bit adder                     : 1
  32-bit addsub                     : 1
# Registers                         : 8
  Flip-Flops                       : 8
# Latches                          : 35
  1-bit latch                      : 2
  3-bit latch                      : 1
  32-bit latch                     : 31
  4-bit latch                      : 1
# Multiplexers                     : 3
  32-bit 26-to-1 multiplexer        : 2
  32-bit 4-to-1 multiplexer         : 1
# Logic shifters                   : 2
  32-bit shifter logical left       : 1
  32-bit shifter logical right      : 1
    
```

Device utilization summary:

Selected Device : 2v8000ff1152-5

```

Number of Slices:          45 out of 46592   0%
Number of Slice Flip Flops: 44 out of 93184  0%
Number of 4 input LUTs:    79 out of 93184  0%
Number of IOs:             75
Number of bonded IOBs:     75 out of 824    9%
  IOB Flip Flops:          1
Number of BRAMs:           1 out of 168     0%
Number of GCLKs:           2 out of 16     12%
    
```

CLB : Lookup table + flip-flop

Slices : CLB와 Lookup table 사이의 계층 (네 개의 slice가 한 개의 CLB)

Slice flip-flop을 사용하지 않는 Slice 존재

IO는 모두 bonded IOB (실체 칩 밖의 IO pin이 모두 매핑된 상태)

Block RAMs : core generator로 생성한 SRAM

© 2005 Blackwell Publishing Ltd, *Journal of Internal Medicine* 258: 105–112

Total number of paths / destination ports: 1552 / 32

Destination Clock: GPP_Core/_not00071 falling

Cell:in->out	fanout	Delay	Delay	Logical Name (Net Name)
--------------	--------	-------	-------	-------------------------

LD-G->Q	3	0.586	0.878	GPP_Core/PC_1 (GPP_Core/PC_1)	All values
LUT1:IO->O	1	0.382	0.000	GPP_Core/PC_1_rt (GPP_Core/PC_1_rt)	
MUXCY:S->O	1	0.259	0.000	GPP_Core/Madd_addsub0000_cy<1> (GPP_Core/Madd_addsub0000_cy<1>)	=====
MUXCY:CI->O	1	0.046	0.000	GPP_Core/Madd_addsub0000_cy<2> (GPP_Core/Madd_addsub0000_cy<2>)	
MUXCY:CI->O	1	0.046	0.000	GPP_Core/Madd_addsub0000_cy<3> (GPP_Core/Madd_addsub0000_cy<3>)	
MUXCY:CI->O	1	0.046	0.000	GPP_Core/Madd_addsub0000_cy<4> (GPP_Core/Madd_addsub0000_cy<4>)	
MUXCY:CI->O	1	0.046	0.000	GPP_Core/Madd_addsub0000_cy<5> (GPP_Core/Madd_addsub0000_cy<5>)	
MUXCY:CI->O	1	0.046	0.000	GPP_Core/Madd_addsub0000_cy<6> (GPP_Core/Madd_addsub0000_cy<6>)	
MUXCY:CI->O	1	0.046	0.000	GPP_Core/Madd_addsub0000_cy<7> (GPP_Core/Madd_addsub0000_cy<7>)	
MUXCY:CI->O	1	0.046	0.000	GPP_Core/Madd_addsub0000_cy<8> (GPP_Core/Madd_addsub0000_cy<8>)	
MUXCY:CI->O	1	0.046	0.000	GPP_Core/Madd_addsub0000_cy<9> (GPP_Core/Madd_addsub0000_cy<9>)	
MUXCY:CI->O	1	0.046	0.000	GPP_Core/Madd_addsub0000_cy<10> (GPP_Core/Madd_addsub0000_cy<10>)	
MUXCY:CI->O	1	0.046	0.000	GPP_Core/Madd_addsub0000_cy<11> (GPP_Core/Madd_addsub0000_cy<11>)	
MUXCY:CI->O	1	0.046	0.000	GPP_Core/Madd_addsub0000_cy<12> (GPP_Core/Madd_addsub0000_cy<12>)	
MUXCY:CI->O	1	0.046	0.000	GPP_Core/Madd_addsub0000_cy<13> (GPP_Core/Madd_addsub0000_cy<13>)	
MUXCY:CI->O	1	0.046	0.000	GPP_Core/Madd_addsub0000_cy<14> (GPP_Core/Madd_addsub0000_cy<14>)	
MUXCY:CI->O	1	0.046	0.000	GPP_Core/Madd_addsub0000_cy<15> (GPP_Core/Madd_addsub0000_cy<15>)	
MUXCY:CI->O	1	0.046	0.000	GPP_Core/Madd_addsub0000_cy<16> (GPP_Core/Madd_addsub0000_cy<16>)	
MUXCY:CI->O	1	0.046	0.000	GPP_Core/Madd_addsub0000_cy<17> (GPP_Core/Madd_addsub0000_cy<17>)	

cy<9>	>O	1	0.046	0.000	GPP_Core/Madd_addsub0000_cy<18>	(GPP_Core/Madd_addsub0000_cy<18>)
cy<10>	>O	1	0.046	0.000	GPP_Core/Madd_addsub0000_cy<19>	(GPP_Core/Madd_addsub0000_cy<19>)
cy<11>	>O	1	0.046	0.000	GPP_Core/Madd_addsub0000_cy<20>	(GPP_Core/Madd_addsub0000_cy<20>)
cy<12>	>O	1	0.046	0.000	GPP_Core/Madd_addsub0000_cy<21>	(GPP_Core/Madd_addsub0000_cy<21>)
cy<13>	>O	1	0.046	0.000	GPP_Core/Madd_addsub0000_cy<22>	(GPP_Core/Madd_addsub0000_cy<22>)
cy<14>	>O	1	0.046	0.000	GPP_Core/Madd_addsub0000_cy<24>	(GPP_Core/Madd_addsub0000_cy<24>)
cy<15>	>O	1	0.046	0.000	GPP_Core/Madd_addsub0000_cy<25>	(GPP_Core/Madd_addsub0000_cy<25>)
cy<16>	>O	1	0.046	0.000	GPP_Core/Madd_addsub0000_cy<26>	(GPP_Core/Madd_addsub0000_cy<26>)
cy<17>	>O	1	0.046	0.000	GPP_Core/Madd_addsub0000_cy<27>	(GPP_Core/Madd_addsub0000_cy<27>)
	>O	1	0.046	0.000	GPP_Core/Madd_addsub0000_cy<28>	(GPP_Core/Madd_addsub0000_cy<28>)
MUXCY:CI->		1	0.046	0.000	GPP_Core/Madd_addsub0000_cy<29>	(GPP_Core/Madd_addsub0000_cy<29>)
MUXCY:CI->	O	0	0.046	0.000	GPP_Core/Madd_addsub0000_cy<30>	(GPP_Core/Madd_addsub0000_cy<30>)
XORCY:CI->	O	1	1.107	0.480	GPP_Core/Madd_addsub0000_xor<31>	(GPP_Core/_addsub0000<31>)
LUT3:12->	O	1	0.382	0.000	GPP_Core/_mux00026<31>1	(GPP_Core/_mux00026<31>)
LD:D		0.322	0.000	GPP_Core/PC_31		

Total	5.730ns (4.372ns logic, 1.358ns route) (76.3% logic, 23.7% route)
-------	--

- 5.730ns : 가상 이상적인 Clock
- 실제 동작 시 **delay**로 인해 실행 시간이 더 늘어날 것

Hardware Performance Evaluation

- Modelsim simulation 결과
 - 2070ns 소요
 - Clock 주기 : 20ns
- 총 103.5 사이클
 - Testbench 초기 설정 : 20 사이클 (SRAM 데이터 입력 포함)
 - GPP 초기 설정 : 3 사이클
 - 한 명령어 당 5 사이클 (fetch1, fetch2, decode, execute1, execute2) x 16 : 80사이클
 - GPP 종료 1 사이클

Analysis Type	Total Cycle Counts	Critical Path Delay /Operating Frequency	Execution Time (Cycle Count x Critical Path Delay)
Hardware (Two-Procedure RTL)	103.5	5.730ns / 174.520MHz	103.5 X 5.730 ns = 593.055 ns

Attempt Review

- Register module 합성
 - 합성 시 @* 민감도 문제 -> en로 변경

```
// CombLogic - Write Operation
always @* begin
    for(Index=0; Index<(2**`RA_WIDTH);Index=Index+1)
        RegFile_Next[Index] <= RegFile[Index];

    if(W_en == 1'b1)
        RegFile_Next[W_Addr] <= W_Data;
end
```

```
// CombLogic - Write Operation
always @(W_en) begin
    for(Index=0; Index<(2**`RA_WIDTH);Index=Index+1)
        RegFile_Next[Index] <= RegFile[Index];

    if(W_en == 1'b1)
        RegFile_Next[W_Addr] <= W_Data;
end
```

- S_execute -> S_execute1, S_execute2, S_execute3
 - 값 가져오기, 연산하기, 레지스터에 반영하기로 분리
 - Delay 제거를 위한 State 분리 작업 후 timing 문제 발생
 - > 개별 Register module 삭제 및 내부 변수로 변경

```
reg [`RA_WIDTH-1:0] R1_Addr, R2_Addr, W_Addr;
wire [`D_WIDTH-1:0] R1_Data, R2_Data;
reg [`D_WIDTH-1:0] W_Data;
reg R1_en, R2_en, W_en, dis;

RegFile register(R1_Addr, R2_Addr, W_Addr, R1_en, R2_en, W_en,
R1_Data, R2_Data, W_Data, Clk, Rst, dis);
```

```
uint32_t regi[32] = {0,};
uint32_t op, rs, rt, rd, sh, fn, im;
```

Attempt Review

- Devide
 - / 연산자 사용하여 합성 시 에러 발생 -> BSR로 대체
- BSR module
 - 세부 모듈 output 에러 -> 세부 모듈 삭제 및 BSR에서 개별 진행
 - State 이동 시 delay 문제 발생
 - > 세부 모듈 삭제 및 ALU 내에서 case문으로 처리

```
module BSR(en, BS_AMT, D_IN, D_OUT);  
  
input en;  
input [2:0] BS_AMT;  
input [`D_WIDTH-1:0] D_IN;  
output reg [`D_WIDTH-1:0] D_OUT;  
reg [`D_WIDTH-1:0] D_TMP;  
  
BSR2 bsr2 (BS_AMT[1], D_IN, D_TMP);  
BSR1 bsr1 (BS_AMT[0], D_TMP, D_OUT);
```

```
always @(en) begin  
    D_TMP <= D_IN;  
    if (en) begin  
        if (BS_AMT[2])  
            D_TMP <= {{2{D_TMP[`D_WIDTH-1]}}, D_TMP[`D_WIDTH-1:2]};  
  
        if (BS_AMT[1])  
            D_TMP <= {{D_TMP[`D_WIDTH-1]}, D_TMP[`D_WIDTH-1:1]};  
    end  
    D_OUT <= D_TMP;  
end
```


```
3: begin // div  
    case (operand2[2:0])  
        3'b100: result <= operand1 >> 2;  
        3'b010: result <= operand1 >> 1;  
    endcase  
end
```

Attempt Review



- Xilinx ISE install

- 보안 경고 -> 설치 클릭
- 설치 클릭 후 windows에 접근 불가능한 경험
있어 해결하지 못하는 문제라 생각

- RTL Synthesis by XST



- Alert : 파일을 프로젝트 내로 복사한다는 안내일 뿐
- 이후 Data Path에 대한 report를 찾을 수 없어 합성 실패로 착각
- Data Path는 Console에는 출력되지 않고, Report 창에서만 출력



Improvements

- Register : GPP 내 변수가 아닌, 실제 register 생성
- ALU : Divide 수행 시 BSR 사용
 - 추후 실수를 사용한 곱셈, 나눗셈 구현
- D-Cache(SRAM) 및 Memory(DRAM) 구현
 - 실제 GPP의 구조와 더 가까운 형태
 - Load, store 명령어 수행
- I-Cache 생성기 생성
 - 사용자가 명령을 입력하면 그에 맞는 마이크로 명령어를 자동으로 I-Cache에 추가하는 모듈 구현
 - $a = b + c \rightarrow \text{load } b, \text{load } c, \text{add } b \ c \ a, \text{store } a$
- 이상적인 GPP 구현이 최종 목표

Thank you

Eunseo Ko

**IT Engineering
Sookmyung Women's University**