
# Ismail Raafat Fawzy

# **SPI\_Interface**



#### **Introduction to SPI Communication Protocol:**

The Serial Peripheral Interface (SPI) is a synchronous serial communication protocol developed by Motorola, widely used for short-distance communication in embedded systems. SPI allows for high-speed data transfer between a master device and one or more peripheral devices. It is particularly valued for its simplicity, efficiency, and low pin count, making it an essential protocol in digital design and embedded systems.

#### **Definition of SPI Communication Protocol**

SPI operates in a master-slave configuration, where the master device initiates communication and controls the clock signal. The key signals in SPI communication are:

- MOSI (Master Out Slave In): Data line for transmission from master to slave.
- MISO (Master In Slave Out): Data line for transmission from slave to master.
- SCLK (Serial Clock): Clock signal generated by the master to synchronize data transfer
- SS (Slave Select): Control line for selecting the slave device.


Data transfer in SPI is full-duplex, meaning data can be sent and received simultaneously. The protocol supports different modes of operation, determined by the clock polarity (CPOL) and clock phase (CPHA) settings, allowing flexibility in communication.

#### **Importance of SPI Communication Protocol**


SPI is crucial in embedded systems and digital design for several reasons:

- Speed: SPI supports high-speed data transfers, making it suitable for applications requiring quick data exchanges, such as sensors, memory devices, and display controllers.
- 2. **Simplicity:** The protocol's straightforward design and minimal overhead make it easy to implement and debug, reducing development time and complexity.
- 3. **Efficiency:** SPI's full-duplex communication and streamlined signal lines contribute to efficient data transmission, minimizing latency and maximizing throughput.
- 4. **Scalability:** SPI can connect multiple slave devices to a single master, using individual slave select lines, allowing for scalable and expandable system designs.
- 5. **Versatility:** SPI is compatible with a wide range of devices, from simple sensors to complex microcontrollers, making it a versatile choice for various applications.


# **Snapshot of the whole wave form:**




## First scenario:




## • WRITE state (Address):




## • WRITE state (Data):




#### • READ ADD state:




## • READ\_DATA state:




# **Second scenario:**




## • WRITE state (Address):




## • WRITE state (Data):



# • READ\_ADD state:




## • READ\_DATA state:




# **Snapshots of RAM:**

#### • First scenario:




#### • Second scenario:




# Vivado:

# • Elaboration:


# • System:



#### • Ram:




## SPI:




# • Synthesis:


- o Seq:
  - Schematic:
    - System:



## • Ram:



#### • SPI:




## Encoding Report:

State	ı	New Encoding	1	Previous Encoding
IDLE		000		000
CHK_CMD	I	001	I	001
WRITE	I	010	I	010
READ_ADD	1	011	I	011
READ_DATA	1	100	1	100

## • Timing Summary:




#### Critical Path:




# o Gray:


- Schematic:
  - System:



## • Ram:



#### • SPI:




## Encoding Report:

State	New Encoding	Previous Encodin	ıg
IDLE	000	1 00	0
CHK_CMD	001	1 00	1
WRITE	011	01	.0
READ_ADD	010	01	1
READ_DATA	111	10	0

## Timing Summary:




#### Critical Path:




# ○ One\_Hot:


- Schematic:
  - System:



## • Ram:



#### • SPI:




## • Encoding Report:

State	New Encoding	ı	Previous Encoding
IDLE	00001	1	000
CHK_CMD	00010	T	001
WRITE	00100	T	010
READ_ADD	01000	T	011
READ_DATA	10000	I	100

## Timing Summary:




#### Critical Path:



# • Implementation:

# o Seq:

Schematic:



• Timing:




#### Utilization:

Hierarchy Summary  Slice Logic	Î	Name	ice LUTs (20800)	Slice Registers (41600)	F7 Muxes (16300)	Slice (815 0)	LUT as Logic (20800)	LUT Flip Flop Pairs (20800)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)
✓ Slice LUTs (<1%)		∨ N SPI_Wrapper	42	50	1	24	42	13	0.5	5	1
LUT as Logic (<1%)		Ram (RAM)	3	17	1	6	3	0	0.5	0	0
F7 Muxes (<1%)  Slice Registers (<1%)	~	SPI (SPI_SLAVE)	39	33	0	21	39	12	0	0	0

# o Gray:

# Schematic:



# • Timing:


General Information	^						
Timer Settings		Setup		Hold		Pulse Width	
Design Timing Summary		Worst Negative Slack (WNS):	5.843 ns	Worst Hold Slack (WHS):	0.052 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Clock Summary (1)		Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Check Timing (4)		Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
ntra-Clock Paths	•	Total Number of Endpoints:	109	Total Number of Endpoints:	109	Total Number of Endpoints:	53
Inter-Clock Paths		•		•			
Other Path Groups	~	All user specified timing constrai	nts are met	•			

# • Utilization:

Q   ₹   ♦   %   Hierarchy												
Name	1	Slice LUTs (20800)	Slice Registers (41600)	F7 Muxes (16300)	Slice (815 0)	LUT as Logic (20800)	LUT Flip Flop Pairs (20800)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)		
∨ N SPI_Wrapper		44	50	1	21	44	13	0.5	5	1		
Ram (RAM)		3	17	1	5	3	0	0.5	0	0		
SPI (SPI_SLAVE)		41	33	0	18	41	12	0	0	0		

# One\_Hot:

Schematic:



Timing:



#### Utilization:


Q \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \												
Name 1	Slice LUTs (20800)	Slice Registers (41600)	F7 Muxes (16300)	Slice (815 0)	LUT as Logic (20800)	LUT Flip Flop Pairs (20800)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)			
∨ N SPI_Wrapper	42	52	1	21	42	15	0.5	5	1			
Ram (RAM)	3	17	1	5	3	0	0.5	0	0			
SPI (SPI_SLAVE)	39	35	0	19	39	14	0	0	0			

# From the results we found that the best encoding is seq.

## • Messages:



# • Debugged Design:




# • Timing after debug:



# • Messages after debug:



# • Implementation of Device after Debug:



# • Bitstream Successfull:

