Lab 3

Jordan Small


November 4, 2023


CDA 3203 Computer Logic Design
Spring 2023

Dr. Maria Petrie Florida Atlantic University


Handwork


1.1 - D Flip Flop






1.2 - T Flip Flop






1.3 - S-R Flip Flop

Acti	Active-HIGH S-R Latch				
S	R	Q	Action	Q+	
	0	0	١٨	D	
0		0 1 40/8	1		
_	1	0	,x	0	
0		0 256x	0		
	0	0	ω×.	1	
1		1		1	
		0	6 iloval	2	
1	1	1 1	IVAD.	:	



1.4 - J-K Flip Flop

Acti	Active-HIGH J-K Latch				
J	K	α	Action	Q+	
_	_	0	Hors	0	
0	0	1	400	1	
		0	18	0	
0	1	1	of Errey	0	
	_	0		1	
1	٥	1	56	1	
		0	LOPPIE	1	
1	1	1	1000	0	



1.5 - Excitation Tables

D Excitation Table			
Q→Q¹	Commands	D	
0→0	(३=0	0	
0→1	(X>1	1	
1→0	Q=0	0	
1→1	0=1	(


T Excitation Table			
Q→Q°	Commands	Т	
0→0	Hold	0	
0→1	togzk	1	
1→0	4099k		
1→1	Hold	0	


S-R Excitation Table				
Q→Q°	Commands	S-R		
0→0	HOD R-01	0 X		
0→1	SET	10		
1→0	RESET	01		
1→1	H00 S-10	Х٥		


J-K Excitation Table					
Q→Q¹	Comma	J-K			
0->0	H-00	R. 01	ΟX		
0→1	5-10	T-11	ΙX		
1→0	R:01	1.11	XI		
1→1	H-00	5. (0	ΧO		
		•			


2 - Design and Simulation of Sequential Components in Altera Quartus using VHDL

2.1 - Data Flip Flop (DFF)













2.2 - 1-Bit Register












2.3 - 16-Bit Register




```
SixteenBitRegister_SmallJordan.vhd
               ■--16-Bit Register, Behavioral Model
           2
                --Jordan Small, Nov. 6, 2023
44 1,8
           4
                LIBRARY ieee;
{}
                USE IEEE.std_logic_l164.ALL;
           6
佳 佳
               ■ENTITY SixteenBitRegister SmallJordan IS
           7
           8
               PORT (
                            Clock, Load : IN
                                                  STD LOGIC;
           9
                                       D : IN STD_LOGIC_VECTOR(15 downto 0);
Q : INOUT STD_LOGIC_VECTOR(15 downto 0)
          10
          11
7 0
          12
₩2
                END SixteenBitRegister_SmallJordan;
          13
          14
267 ab/
               ARCHITECTURE behavior OF SixteenBitRegister_SmallJordan IS
          15
          16
 | ....
                     PROCESS (Clock, Load)
          17
               ∃ '2
          18
                         BEGIN
                             IF(rising_edge(clock)) THEN
          19
               20
                                  IF Load = '1' THEN
                                      Q <= D;
          21
          22
                                  END IF:
          23
                             END IF;
                     END PROCESS;
          24
          25
                 END behavior;
       <
```







2.4 - Program Counter Register




```
PC_SmallJordan.vhd
                                                                                            - E X
             ■--Program Counter, Behavioral Model
--Jordan Small, Nov. 6, 2023
do
              LIBRARY ieee;
A.B
              USE ieee.std logic 1164.ALL;
             USE ieee.std_logic_arith.ALL;
USE ieee.std_logic_unsigned.ALL;
         6
1
         8
         9 ENTITY PC_SmallJordan IS
€
        10 PORT (
                                                      ck: IN STD_LOGIC;
D: IN STD_LOGIC_VECTOR(15 downto 0);
Q: INOUT STD_LOGIC_VECTOR(15 downto 0)
                             Load, Inc, Reset, Clock: IN
        11
        12
%
        13
%
        14
                         );
×
        15
             END PC_SmallJordan;
0
             ■ARCHITECTURE behavior OF PC_SmallJordan IS
        17
             ■BEGIN
        18
Ħ
                   PROCESS (Clock)
        19
           20
                        BEGIN
                            IF (rising_edge(clock)) THEN
    IF Reset = '1' THEN
    Q <= "000000000000000";</pre>
            21
267
268
        22
             23
ab/
                                  ELSIF Load = '1' THEN
        24
             25
                                     Q <= D;
        26
                                  ELSIF Inc = '1' THEN
                                      Q <= (Q + 1);
                                  END IF;
                             END IF;
        29
2
                   END PROCESS;
        30
            END behavior;
        31
    <
```





2.5 - 8 Register RAM



```
- - ×
RAM8Reg_SmallJordan.vhd
             ■--8-Register RAM Positive Edge Triggered
---
              --Jordan Small, Nov. 9, 2023
44
             LIBRARY ieee;
A.B
              USE ieee.std_logic_ll64.ALL;
             USE ieee.numeric_std.ALL;
ŧ
            ■ENTITY RAM8Reg_SmallJordan IS
Œ
            ■ PORT (
                      D : IN STD_LOGIC_VECTOR(15 downto 0);
Load, Clock : IN STD_LOGIC;
Address : IN STD_LOGIC_VECTOR(2 downto 0);
Q : OUT STD_LOGIC_VECTOR(15 downto 0)
        10
1
        11
%
        12
        13
%
        14
             END RAM8Reg SmallJordan;
×
        15
        16
0
            ■ ARCHITECTURE behavior of RAM8Reg_SmallJordan IS
        17
                   TYPE Array8x16 IS ARRAY(7 downto 0) of STD LOGIC VECTOR(15 downto 0);
        18
Z
        19
                   SIGNAL RAM : Array8x16;
SIGNAL index : INTEGER RANGE 0 to 7;
        20
        21
            BEGIN
267
268
                 PROCESS (clock)
        23
ab/
        24
                   index <= to_integer(unsigned(address));</pre>
        25
                  IF (rising edge(clock)) THEN
                      IF (Load = '1') THEN
        27
                            RAM(index) <= D;
=
        28
                            Q <= D;
        29
                      ELSE
2
        30
                           Q <= RAM(index);
                       END IF;
        31
        32
                   END IF;
        33
                   END PROCESS:
            End behavior;
```

