

Lab 3

Jordan Small

November 4, 2023

CDA 3203 Computer Logic Design

Spring 2023


Dr. Maria Petrie

Florida Atlantic University

Handwork


1.1 - D Flip Flop

D Latch				
D	Q	Action	Q+	
0	0	$Q=0$	0	
	1		1	
1	0	$Q=1$	0	
	1		1	




1.2 - T Flip Flop

Active-HIGH T Latch				
T	Q	Action	Q+	
0	0	hold	0	
	1		1	
1	0	Toggle	1	
	1		0	




1.3 - S-R Flip Flop

Active-HIGH S-R Latch				
S	R	Q	Action	Q+
0	0	0	Hold	0
		1		1
0	1	0	Reset	0
		1		0
1	0	0	Set	1
		1		1
1	1	0	Invalid	?
		1		.



1.4 - J-K Flip Flop

Active-HIGH J-K Latch				
J	K	Q	Action	Q+
0	0	0	HOLD	0
		1		1
0	1	0	RESET	0
		1		0
1	0	0	SET	1
		1		1
1	1	0	TOGGLE	1
		1		0



1.5 – Excitation Tables

D Excitation Table		
Q→Q'	Commands	D
0→0	Q=0	0
0→1	Q=1	1
1→0	Q=0	0
1→1	Q=1	1



T Excitation Table		
Q→Q'	Commands	T
0→0	Hold	0
0→1	toggle	1
1→0	toggle	1
1→1	Hold	0


S-R Excitation Table		
Q→Q'	Commands	S-R
0→0	H=0 R=0	0X
0→1	SET	10
1→0	RESET	01
1→1	H=0 S=0	X0

J-K Excitation Table		
Q→Q'	Commands	J-K
0→0	H=0 R=0	0X
0→1	S=0 T=1	1X
1→0	R=0 T=1	X1
1→1	H=0 S=0	X0



2 – Design and Simulation of Sequential Components in Altera Quartus using VHDL



2.1 – Data Flip Flop (DFF)









2.2 – 1-Bit Register









2.3 – 16-Bit Register





2.4 – Program Counter Register





2.5 – 8 Register RAM

