- Development and testing of a Trigger Processor Card based on a Kintex Ultrascale FPGA.
 - S. Mallios*a, K. Adamidisa, G. Bestintzanosa, C. Fountasa, G. Karathanasisc, P. Katsoulisa, N. Manthosa, I. Papadopoulosa, S. Sotiropoulosb, P. Sphicasc, C. Vellidisc
 - a) University of Ioannina, Greece
 - b) Institute of Accelerating Systems and Applications (IASA), Athens, Greece
 - c) University of Athens, Greece

E-mail: stavros.mallios@cern.ch@mail.org

During the HL-LHC era, the upgraded detector will be read-out at an unprecedented data rate of up to 50 Tb/s and an event rate of 750 KHz. Within the scope of Phase-2 R&D, a Level-1 Trigger processor card was designed, by the Greek CMS Trigger team, to provide a hardware environment for developing and evaluating new Level-1 trigger muon designs and technologies. The board is powered by a Kintex UltraScale FPGA . A new firmware was also developed implementing 16 Gbps links with IPbus support, to accommodate the testing of new algorithms. The hardware and firmware design of the board is presented here.

Topical Workshop on Electronics for Particle Physics (TWEPP2018) 17-21 September 2018 Antwerp, Belgium

*Speaker.

1. Introduction

The upgraded High Luminosity LHC, after the third Long Shutdown (LS3), will provide an instantaneous luminosity of $7.5 \times 10^{34} cm^{-2} s^{-1}$ (levelled), at the price of a dramatic increase of the number of pileup interactions. It is generally expected that the number of pileup interactions could reach 200 per bunch crossing. The upgraded detector will be read-out at an unprecedented data rate of up to 50 Tb/s and an event rate of 750 KHz [1]. Within the scope of Phase 2 R&D, a new Level-1 Trigger processor card was designed, by the Greek CMS Trigger team, to provide a hardware environment for developing and evaluating new Level-1 trigger muon designs and technologies. The 10 board comes with state-of-the-art fibre optics technologies, using micro footprint optical intercon-11 nects. For testing purposes, a new firmware was developed, implementing asynchronous 16Gbps 12 GTH links. The links use the 64b/66b encoding scheme with an overhead of 2 coding bits per 13 64 bits that is considerably more efficient than the previously-used 8b/10b encoding scheme. The hardware and firmware design of the processor card is presented here.

2. The hardware

The board is powered by a Kintex UltraScale FPGA, providing 20 next-generation GTH 17 transceivers, that reach speeds up to 16.3 Gbps. The board comes with state-of-the-art fiber optics 18 technologies from Samtec. The high performance interconnect system uses active optical engines over 12 full-duplex channels, at data rates up to 16 Gbps. Furthermore, 4 FPGA transceivers are 20 routed to a QSFP28 connector, allowing data rates of up to 28 Gbps per channel over 4 channels. 21 In total, the board's 16x16 Gbps links, add up to a total optical bandwidth of approximately 256 22 Gbps in each direction, making it a high-performance all-optical data-stream processor (Figure 1). A Xilinx ZYNO System-on-Chip (SoC) device will be used as the control interface for the Kintex 24 UltraScale FPGA. The system controller sets up or queries on-board resources, such as the power 25 controllers and programmable clocks.




Figure 1: Altium 3D representation of the board

27 2.1 The FPGA

The board has been designed to utilize the XCKU040 part, a mid-range Xilinx Kindex Ul-28 trascale high-performance FPGA with a focus on price/performance ratio. It has high DSP and 29 block RAM-to-logic ratios and next-generation transceivers. Combined with low-cost packaging, 30 it enables an optimum blend of capability and cost. The part is available in an FFVA1156 package, 31 with all the high speed MGTs placed on the left side of the part (Figure 2). The ultrascale architec-32 ture provides key innovations like next generation routing, ASIC-like clocking and enhanced logic 33 blocks for a target of 90% utilization high-speed memory cascading, to remove bottlenecks in DSP and packet processing [2]. The board also includes 2 Gb of DDR4 memory (four [256 Mb x 16] 35 devices) at 1200MHz / 2400Mbps.




Figure 2: FFVA1156 Package - XCKU040 I/O Bank Diagram

7 2.2 High Speed Optical Links

38

39

42

The data-interface consists of 16 optical links, operating in excess of 16 Gbps, making full use of the Multi-Gigabit Transceivers (MGTs) available on the Kindex Ultrascale FPGA. Twelve (12) of the optical links are routed to the FireFly optical flyover assembly (Figure 3), that is placed next to the FPGA [3]. The FireFly configuration consists of 12 separate transmitter (TX) and receiver (RX) optical modules, joined in a "Y" configuration and terminate to a single 24 fiber MPO connector. The connectors are placed mid-board and the data "flies" over the PCB, allowing easier routing [Ref5]. Four more MGTs are routed to a QSFP28 (Finisar FTLC9551REPM) transceiver module.

- The module has a hot-pluggable QSFP28 form factor and supports 103.1 Gbps of aggregate bit
- rate. However the rate is limited by the MGTs maximum speed to 64 Gbps.




Figure 3: Miniature Patent Pending On-board Optical FireFlyâĎć Micro Flyover System (source: Samtec)

47 2.3 Clocking

48

49

50

51

52

53

The board includes 5 low jitter programmable clock sources (Figure 4). The GTH transceivers connected to the high speed Firefly modules, are clocked by a dedicated, low jitter, quad clock generator (Si5338). A low-jitter frequency generator (Si570) is connected to the QSFP28 transceivers and can also be used as a secondary clock source to the Firefly transceivers. A jitter attenuator (Si5328B) is used to reduce the jitter of a received recovered clock. A fixed frequency clock source can be used as a free running clock for reset and initialization FSMs. Finally an SMA external clock input is also available. All programmable clocks are accessed through a dedicated I²C bus.




Figure 4: Clocking architecture of the board

2.4 PCB

The board has 32 high speed differential-pairs running at 16 Gbps. The Firefly transceivers were placed very close to the FPGAs right side, achieving closer proximity to the Banks were all the MGTs reside, to simplify board layout and enhance signal integrity (Figure 5a). For the substrate, the Panasonic Megtron-6 was chosen, due to the excellent high-frequency performance and impedance properties. A ground-plane has been placed between each layer containing high-speed traces, resulting in a 16-layer stack-up. All high speed differential pairs route lengths were matched by using serpentine routing (Figure 5b). Finally to avoid additional signal distortion caused by the plated-through hole (PTH) VIAs, we removed the excess via stub using a technique knows as back-drilling.




Figure 5: PCB details

65 3. Firmware

66 3.1 The protocol

The 16Gbps links firmware is a lightweight, link-layer protocol that can be used to move data point-to-point across one or more high-speed serial lanes. It supports simplex operation with continues data transfer. The links are asynchronous, meaning that the main algorithmic logic is clocked with a lower frequency than the link clock, allowing more flexibility when choosing the logic clock. This is achieved by using asynchronous FIFOs in the receiving and the transmitting side. To compensate for the difference of the frequency, padding words are being injected on the transmitting side and are stripped away on the receiving side. The link initialization and error handling are also based on the insertion and check of those padding words. For testing purposes the local clock is running at 240 MHz and the link clock at 250 MHz. The link encoding is the 64b/66b encoding that transforms 64-bit data to 66-bit line code, to provide enough state changes to allow reasonable clock recovery and alignment of the data stream at the receiver [4]. The protocol overhead of 64b/66b encoding is 2 coding bits for every 64 payload bits or 3.125%. This makes the encoding considerably more efficient than the 25% overhead of the previously-used 8b/10b encoding scheme, which added 2 coding bits to every 8 payload bits.

3.2 Link initialization and error handling

The link bring-up and error detection is based on the generic 2-bit 64b/66b encoding header, combined with the periodically sending of a padding word and CRC blocks. Single errors are considered soft errors and are monitored with a soft error counter. Continues errors are considered hard errors and result in auto reset and re-alignment of the links. The overhead of the 64b/66b encoding is 3.125% and the CRC/padding blocks are injected every 100 blocks resulting at a total overhead of 4.125%. The maximum time for the link (re)alignment is 200 μ s.




Figure 6: Link alignment and error handling block diagram

3.3 Testing

91

82

84

85

The functionality of the links was extensively tested using the KCU-105 Xilinx Ultrascale 89 developement board. Bit Error Rate tests were performed, by sending PRBS-31 data over an FMC 90 loopback card. The links operated for more than 72 hours without errors resulting in BER of less than 10^{-16} . The latency of the GTH transceiver was reduced, by removing the internal elastic 92 buffer, to 9 CLKs. The asynchronous FIFOs however add a latency of 6 CLKs on the transmitting 93 side and 6 CLKs on the receiving end, adding up to a total link latency of 21 CLKs. 94

References 95

- [1] C. Collaboration, The Phase-2 Upgrade of the CMS L1 Trigger Interim Technical Design Report, Tech. Rep. CERN-LHCC-2017-013. CMS-TDR-017, CERN, Geneva, Sep, 2017. 97
- [2] N. Mehta, Xilinx ultrascale architecture for high-performance, smarter systems, Xilinx White Paper 98 WP434 (2013). 99
- [3] E. J. Zbinden and J. A. MONGOLD, Connector assembly, June 19, 2018. 100
- [4] R. Walker and R. Dugan, 64b/66b low-overhead coding proposal for serial links, .