











CSD17585F5

SLPS610A - OCTOBER 2016-REVISED JANUARY 2017

CSD17585F5 30-V N-Channel FemtoFET™ MOSFET

Features

- Low-On Resistance
- Ultra-Low Q_q and Q_{qd}
- **Ultra-Small Footprint**
 - 1.53 mm × 0.77 mm
- Low Profile
 - 0.35-mm Height
- Integrated ESD Protection Diode
 - Rated > 4-kV HBM
 - Rated > 2-kV CDM
- Lead and Halogen Free
- **RoHS Compliant**

Applications

- Optimized for Industrial Load Switch Applications
- Optimized for General Purpose Switching **Applications**

3 Description

This 30-V, 22-mΩ, N-Channel FemtoFET™ MOSFET technology is designed and optimized to minimize the footprint in many handheld and mobile applications. This technology is capable of replacing standard small signal MOSFETs while providing a significant reduction in footprint size.

Product Summary

$T_A = 25^\circ$	С	TYPICAL VA	UNIT	
V_{DS}	Drain-to-Source Voltage	30		V
Q_g	Gate Charge Total (4.5 V)	1.9		nC
Q_{gd}	Gate Charge Gate-to-Drain	0.39	nC	
В	Drain-to-Source On Resistance	V _{GS} = 4.5 V	26	mΩ
R _{DS(on)}	Drain-to-Source On Resistance	V _{GS} = 10 V	22	11177
V _{GS(th)}	Threshold Voltage	1.3	V	

Device Information⁽¹⁾

DEVICE	QTY	MEDIA	PACKAGE	SHIP
CSD17585F5	3000		Femto	Tape
CSD17585F5T	250	7-Inch Reel	1.53-mm × 0.77-mm SMD Lead Less	and Reel


(1) For all available packages, see the orderable addendum at the end of the data sheet.

Absolute Maximum Ratings

$T_A = 25$	°C	VALUE	UNIT
V_{DS}	Drain-to-Source Voltage	30	V
V_{GS}	Gate-to-Source Voltage	+20	V
	Continuous Drain Current ⁽¹⁾	3.6	Α
I _D	Continuous Drain Current ⁽²⁾	5.9	A
I_{DM}	Pulsed Drain Current ⁽¹⁾⁽³⁾	34	Α
D	Power Dissipation ⁽¹⁾	0.5	W
P_D	Power Dissipation ⁽²⁾	1.4	VV
V	Human-Body Model (HBM)	4	kV
$V_{(ESD)}$	Charged-Device Model (CDM)	2	KV
T _J , T _{stg}	Operating Junction, Storage Temperature	-55 to 150	°C

- (1) Min Cu, typical $R_{\theta JA} = 245$ °C/W.
- (2) Max Cu, typical $R_{\theta JA} = 90^{\circ}$ C/W.
- (3) Pulse duration \leq 100 μ s, duty cycle \leq 1%.

Typical Part Dimensions



Top View






Table of Contents

3 4	Features 1 Applications 1 Description 1 Revision History 2 Specifications 3 5.1 Electrical Characteristics 3 5.2 Thermal Information 3	6.1 Receiving Notification of Documentation Updates 6.2 Community Resources
6	5.3 Typical MOSFET Characteristics	 7.1 Mechanical Dimensions

4 Revision History

Cł	Changed Figure 2 in the Typical MOSFET Characteristics section	Page	è
•	Changed Figure 2 in the Typical MOSFET Characteristics section	4	1
•	Added Table 1 in the Mechanical Dimensions section	8	3



5 Specifications

5.1 Electrical Characteristics

 $T_{\Lambda} = 25^{\circ}C$ (unless otherwise stated)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC	CHARACTERISTICS					
BV _{DSS}	Drain-to-source voltage	V _{GS} = 0 V, I _{DS} = 250 μA	30			V
I _{DSS}	Drain-to-source leakage current	V _{GS} = 0 V, V _{DS} = 24 V			100	nA
I _{GSS}	Gate-to-source leakage current	V _{DS} = 0 V, V _{GS} = 20 V			50	nA
V _{GS(th)}	Gate-to-source threshold voltage	$V_{DS} = V_{GS}, I_{DS} = 250 \mu A$	0.9	1.3	1.7	V
D	Dunin to common our manietomore	$V_{GS} = 4.5 \text{ V}, I_{DS} = 0.9 \text{ A}$		26	33	0
R _{DS(on)}	Drain-to-source on resistance	$V_{GS} = 10 \text{ V}, I_{DS} = 0.9 \text{ A}$		22	27	mΩ
9 _{fs}	Transconductance	V _{DS} = 3 V, I _{DS} = 0.9 A		7		S
DYNAMI	C CHARACTERISTICS					
C _{iss}	Input capacitance			292	380	pF
C _{oss}	Output capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = 15 \text{ V},$ f = 1 MHz		166	215	pF
C _{rss}	Reverse transfer capacitance	<i>y</i> = 1 1VII 12		5.7	7.4	pF
R _G	Series gate resistance			34		Ω
Qg	Gate charge total (4.5 V)			1.9	2.4	nC
Qg	Gate charge total (10 V)			3.9	5.1	nC
Q _{gd}	Gate charge gate-to-drain	V _{DS} = 15 V, I _{DS} = 0.9 A		0.39		nC
Q _{gs}	Gate charge gate-to-source			0.53		nC
Q _{g(th)}	Gate charge at V _{th}			0.42		nC
Q _{oss}	Output charge	V _{DS} = 15 V, V _{GS} = 0 V		4.1		nC
t _{d(on)}	Turnon delay time			4		ns
t _r	Rise time	$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V},$		4		ns
t _{d(off)}	Turnoff delay time	$I_{DS} = 0.9 \text{ A}, R_G = 2 \Omega$		31		ns
t _f	Fall time			11		ns
DIODE C	CHARACTERISTICS				*	
V _{SD}	Diode forward voltage	I _{SD} = 0.9 A, V _{GS} = 0 V		0.74	1.0	V

5.2 Thermal Information

 $T_A = 25$ °C (unless otherwise stated)

	THERMAL METRIC	MIN	TYP	MAX	UNIT
В	Junction-to-ambient thermal resistance ⁽¹⁾		90		°C ///
$R_{\theta JA}$	Junction-to-ambient thermal resistance (2)		245		°C/W

⁽¹⁾ Device mounted on FR4 material with 1-in² (6.45-cm²), 2-oz (0.071-mm) thick Cu.


Copyright © 2016–2017, Texas Instruments Incorporated


⁽²⁾ Device mounted on FR4 material with minimum Cu mounting area.




5.3 Typical MOSFET Characteristics

 $T_A = 25$ °C (unless otherwise stated)







Submit Documentation Feedback


Copyright © 2016–2017, Texas Instruments Incorporated




-75 -50 -25 0 25 50

Typical MOSFET Characteristics (continued)

 $T_A = 25$ °C (unless otherwise stated)








Figure 5. Capacitance




Figure 6. Threshold Voltage vs Temperature

 T_{C} - Case Temperature (°C)

 $I_D = 250 \ \mu A$

75 100

125 150 175

D006




Figure 8. Normalized On-State Resistance vs Temperature

Figure 7. On-State Resistance vs Gate-to-Source Voltage





Figure 9. Typical Diode Forward Voltage



Typical MOSFET Characteristics (continued)

 $T_A = 25$ °C (unless otherwise stated)






Figure 10. Maximum Safe Operating Area (SOA)

Figure 11. Single Pulse Unclamped Inductive Switching




Figure 12. Maximum Drain Current vs Temperature

Submit Documentation Feedback

Copyright © 2016–2017, Texas Instruments Incorporated



6 Device and Documentation Support

6.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

6.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

6.3 Trademarks

FemtoFET, E2E are trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.

6.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

6.5 Glossary

SLYZ022 — TI Glossary.


This glossary lists and explains terms, acronyms, and definitions.



7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

7.1 Mechanical Dimensions




- 3X 0.16 0.14 \$\ightarrow\$ 0.015 \(\overline{\text{TOP BS AS}} \)
- (1) All linear dimensions are in millimeters (dimensions and tolerancing per AME T14.5M-1994).
- (2) This drawing is subject to change without notice.
- (3) This package is a PB-free solder land design.

Table 1. Pin Configuration

POSITION	DESIGNATION
Pin 1	Gate
Pin 2	Source
Pin 3	Drain




7.2 Recommended Minimum PCB Layout



(1) All dimensions are in millimeters.

7.3 Recommended Stencil Pattern



(1) All dimensions are in millimeters.

Copyright © 2016–2017, Texas Instruments Incorporated



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CSD17585F5	ACTIVE	PICOSTAR	YJK	3	3000	RoHS & Green	Call TI	Level-1-260C-UNLIM	-55 to 150	4U	Samples
CSD17585F5T	ACTIVE	PICOSTAR	YJK	3	250	RoHS & Green	Call TI	Level-1-260C-UNLIM	-55 to 150	4U	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 18-Jan-2020

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD17585F5	PICOST AR	YJK	3	3000	180.0	8.4	0.92	1.68	0.42	4.0	8.0	Q1
CSD17585F5	PICOST AR	YJK	3	3000	178.0	8.4	0.92	1.68	0.42	4.0	8.0	Q1
CSD17585F5T	PICOST AR	YJK	3	250	178.0	8.4	0.92	1.68	0.42	4.0	8.0	Q1
CSD17585F5T	PICOST AR	YJK	3	250	180.0	8.4	0.92	1.68	0.42	4.0	8.0	Q1

www.ti.com 18-Jan-2020



*All dimensions are nominal

7 till dillitoriolorio di o mominar							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CSD17585F5	PICOSTAR	YJK	3	3000	182.0	182.0	20.0
CSD17585F5	PICOSTAR	YJK	3	3000	220.0	220.0	35.0
CSD17585F5T	PICOSTAR	YJK	3	250	220.0	220.0	35.0
CSD17585F5T	PICOSTAR	YJK	3	250	182.0	182.0	20.0

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated