

# MANJUSRI SRIDHARA

602-921-5239 • msridh15@asu.edu • <https://www.linkedin.com/in/manjusri-s-9a368b207>

## OBJECTIVE

Analog IC design graduate student with strong transistor-level expertise in **high-gain amplifiers, bias networks, and low-power analog blocks**, complemented by hands-on experience in **RF/mmWave front-end circuits (20–24 GHz)**. Proven ability to design, bias, and verify complete circuit blocks with emphasis on **noise, stability, linearity, and power efficiency** using Cadence Virtuoso and SpectreRF.

## EDUCATION

<b>Master Of Science in Electrical Engineering</b>	May 2026
Arizona State University, Tempe, AZ	3.92 GPA
Coursework: Analog Integrated Circuits, Advanced Analog IC Design, Digital system circuits, Semiconductor Modeling & Packaging, CMOS Processing, RF Transmitters and Amplifiers, Comm transceiver circuit design, Power management IC design	
<b>B. Tech Electronics and Communication Engineering</b>	May 2023
REVA University, Bengaluru, India	3.67 GPA

## TECHNICAL SKILLS

**Analog IC design:** Differential amplifiers, OTAs, op-amps, biasing circuits, current mirrors, telescopic and folded cascodes, Noise analysis, Stability (GBW, phase margin, poles/zeros), PSRR, CMRR, slew rate, linearity  
**RF/mmWave circuit design:** LNAs, mixers, LC oscillators, impedance matching, S-parameters, NF, IIP3, P1dB, stability (K,  $\mu$ ), Smith chart analysis  
**Test & Measurement:** Digital Multimeter (DMM), Oscilloscope, Function Generator, Spectrum Analyzer  
**EDA Tools:** Cadence Virtuoso, Spectre, HSPICE, MATLAB, ADS, Ansys HFSS  
**Programming:** Verilog, Python, Embedded C, Git, MATLAB scripting  
**Soft Skills:** Team Collaboration, Clear Communication, Documentation, Problem Solving, Time Management, Ability to Work Under Pressure

## RESEARCH EXPERIENCE

<b>Graduate Research Assistant (Circuits &amp; Systems Lab), Arizona State University</b>	Summer 2025
<ul style="list-style-type: none"><li>Developed STM32 + MATLAB control for an 8-channel <b>DAC</b> board, enabling RF phase shifter biasing.</li><li>Automated <b>PNA</b>(Keysight N5225B) measurements with <b>MATLAB</b> for voltage sweeps, data logging, and <b>S-parameter extraction</b>.</li><li>Collaborated on module bring-up, debugging DAC outputs, and ensuring compatibility with future RF phase shifter array testing.</li><li>Gained hands-on experience with <b>wire bonding</b>, high-frequency measurement setup, and lab instrumentation.</li></ul>	

## ACADEMIC PROJECTS

<b>Multi-stage Operational Amplifier Design (Cadence)</b>	Fall 2024
<ul style="list-style-type: none"><li>Designed and optimized a multi-stage operational amplifier achieving <b>~96.9 dB gain</b> and <b>~1.8 MHz bandwidth</b>.</li><li>Tuned transistor W/L ratios and compensation capacitors to improve <b>phase margin (&gt;45°)</b> and stability.</li><li>Performed DC, AC, and transient simulations in Cadence Spectre.</li></ul>	
<b>Telescopic Cascode Differential Amplifier</b>	Spring 2025
<ul style="list-style-type: none"><li>Designed and simulated a fully differential telescopic cascode op-amp with a Beta-multiplier bias reference circuit</li><li>Achieved 70 dB open-loop gain, 120 MHz unity gain bandwidth, and 1.9 MV/s slew rate while consuming &lt;1 mA total current.</li><li>Verified performance metrics (CMRR &gt; 60 dB, PSRR &gt; 70 dB) using Cadence Virtuoso &amp; Spectre simulations, demonstrating high efficiency and reliability for analog front-end applications.</li></ul>	
<b>Source-Degenerated Cascode LNA Design (Cadence &amp; ADS)</b>	Fall 2025
<ul style="list-style-type: none"><li>Designed a 22 GHz source-degenerated cascode LNA achieving &gt;15 dB gain, NF &lt; 3.5 dB, and S11/S22 &lt; -10 dB across 21–24 GHz.</li><li>Optimized transistor biasing and sizing to minimize NF while maintaining stability (<math>\mu &gt; 1</math>, <math>K-\Delta &gt; 0</math>) and DC power = 11.8 mW at 1.8 V.</li><li>Performed input/output matching using Smith chart analysis and verified unconditional stability across the band.</li><li>Analyzed IIP3 <math>\approx</math> -10 dBm and P1dB, highlighting linearity–noise trade-offs through overdrive voltage tuning.</li></ul>	
<b>Differential LC Oscillator Design (Cadence Virtuoso, SpectreRF (PSS, PNOISE))</b>	Fall 2025
<ul style="list-style-type: none"><li>Designed a differential cross-coupled LC oscillator covering <b>20.5–24.5 GHz</b> with discrete capacitor tuning.</li><li>Optimized device sizing and biasing for startup, phase noise, and power efficiency.</li><li>Achieved <b>&lt; -115 dBc/Hz phase noise @1 MHz offset</b> and &gt;0 dBm output power.</li></ul>	
<b>Active Analog Mixer Using Gilbert-Cell Topology</b>	Fall 2025
<ul style="list-style-type: none"><li>Designed a zero-IF double-balanced Gilbert-cell mixer for <b>21–24 GHz</b> operation.</li><li>Achieved <b>~13.3 dB conversion gain</b>, <b>NF &lt; 14 dB</b>, and <b>IIP3 &gt; +6 dBm</b>.</li><li>Implemented broadband 50 <math>\Omega</math> RF input matching using L-networks.</li><li>Analyzed LO drive, bias current trade-offs, and flicker noise behavior.</li></ul>	

## INDUSTRIAL EXPERIENCE

<b>Associate Engineer: Bosch Global Software Technologies</b>	July 2023 - July 2024
<ul style="list-style-type: none"><li>Worked on ADAS ECU HSW layer for Ford, integrating TI Jacinto board (j784s4) with tailored software kit.</li><li>Developed and packaged builds using Conan, Make/CMake in a collaborative development environment.</li><li>Independently merged SDK and QNX/PSDK components (EthFW, PDK), reducing integration issues by 30% and accelerating build/package generation efficiency by 25%.</li></ul>	

## COURSES AND CERTIFICATIONS

Circuit Design for High-Speed Serial Links	Udemy
--	-------