


#### "RISC-V design"

"Rise of RISC-V: The computer chip design you need to know about"



#### **RISC-V: Hardware Design**



```
RTL - Verilog : busses, registers, ALUs, memories, decoders, . .
```

```
Logic - Verilog: and, or, xor, nand, ...

FPGA masks/ASIC
```






#### **RISC-V: Software-Hardware**

```
module ALU(Out,A,B,S,cin);
    input [3:0] A, B;
    input [2:0] S;
    input cin;
    output [3:0] Out;
    req [3:0] Out;
    always @(S or A or B or cin)
        case (S)
        0 : Out = 4'b0000;
        1 : Out = B - A - cin;
        2 : Out = A - B - cin;
        3 : Out = A + B + cin;
        4 : Out = A ^ B;
        5 : Out = A | B;
        6 : Out = A & B;
        7 : Out = 4'b1111;
        endcase
endmodule
```

RTL - design

#### StarFive VisionFive 2 design

**VisionFive 2** is high-performance RISC-V single board computer (SBC) with an integrated GPU.




#### StarFive - JH7110

JH7110 is a high-performance RISC-V SoC with 64 bit quad-core processor (SiFive U74) and 1.5GHz frequency. It integrates high-speed interfaces and GPU, enabling stronger image processing capabilities, such as 3D rendering.

Quad-core


U74 (SiFive)




## SiFive U74 pipeline – 8 stages


**SiFive U74** - The S7 execution unit is a dual-issue, in-order pipeline (8-stages).

- instruction fetch (F1 and F2),
- instruction decode (**D1** and **D2**), address generation (**AG**),
- data memory access (M1 and M2), and register write-back (WB).





#### **RISC-V ISA - formats**




- opcode (7 bit): partially specifies which of the 6 types of instruction formats
- funct7 + funct3 (10 bit): combined with opcode, these two fields describe what operation to perform
- rs1 (5 bit): specifies register containing first operand
- rs2 (5 bit): specifies second register operand
- rd (5 bit):: Destination register specifies register which will receive result of computation

ISA computational instructions use a three-operand format, in which the first operand is the destination register, the second operand is a source register, and the third operand is either a second source register or an immediate value. This is an example three-operand instruction:


add x1, x2, x3




# Our design: with pipeline



## Our design – without pipeline




# Our design: R-type only



**ALU** 

## Our design: Verilog model



**IFU: Instruction Fetch Unit (INST\_MEM: Instruction Memory + PC)** 

**DATAPATH: ALU + REG\_FILE: Register File** 

**CONTROL** 

#### Our design: PROCESSOR

TFU

```
[6:0] opcode
                                              reg [31:0] PC
                                                                              reg [3:0] alu_control
                                                                                                  reg regwrite control
                                                PC
                                                        Instruction_Code
                                                                                                  regwrite
                                                                             [3:0] alu_control
                                            INST MEM
`include "CONTROL.v"
                                                                                                REG FILE
                                                                                ALU
                                                                        [31:0]
`include "DATAPATH.v"
                                                                         in1
                                                                                                          [31:0]
`include "IFU.v"
                                                                                                         read data1
                                                                                    reg zero_flag
                                                                        [31:0]
                                                        [31:0]
                                                                         in2
                                                                                                          [31:0]
module PROCESSOR (
                                                                                                         read data2
     input clock,
                                                                                         [31:0]
     input reset,
                                                                                        write data
     output zero
                                                                                  zero
                                                                                                         DATAPATH
                                         reset
                                                  clock
                                                                                              reset
);
                                                                                                       clock
                                                  clock
                                        reset
wire [31:0] instruction_code;
wire [3:0] alu control;
wire regwrite;
IFU IFU module(clock, reset, instruction code);
CONTROL control module (instruction code [31:25], instruction code [14:12],
                             instruction_code[6:0],alu_control, regwrite);
DATAPATH datapath_module(instruction_code[19:15], instruction_code[24:20],
                       instruction code[11:7], alu control, regwrite, clock, reset, zero);
endmodule
```

[6:0] funct7 [2:0] funct3


CONTROL

zero



#### Our design: Lab3

Lab3
with
iverilog
and
gtkwave




bako@lpi4a:~/lab3\$iverilog riscv.v riscv\_tb.v -o riscv\_model


bako@lpi4a:~/lab3\$vvp riscv\_model

bako@lpi4a:~/lab3\$gtkwave riscv\_wave.vcd

#### Our design: Lab3

#### **GTKWave waveforms**








#### Write min 2 pages on topic:

**RISC-V** est notre avenir!

**RISC-V** is our future!

RISC-V是我们的未来!

RISC-V shì women de weilai!



ISA	Chips?	Architecture License?	Commercial Core IP?	Add Own Instructions?	Open-Source Core IP?
x86	Yes, <i>three</i> vendors	No	No	No	No
ARM	Yes, <i>many</i> vendors	Yes, expensive	Yes, <i>one</i> vendor	No (Mostly)	No
RISC-V	Yes, <i>many</i> vendors	Yes, free	Yes, <i>many</i> vendors	Yes	Yes, many available

