

### "RISC-V programming & design"

"Rise of RISC-V: The computer chip design you need to know about"

# RISC-V: ISA (Instruction Set Architecture)

RISC-V is an open standard instruction set architecture (ISA) based on established reduced instruction set computer (RISC) principles.

Unlike most other ISA designs, RISC-V is provided under royalty-free open-source licenses.

RISC-V ISA is a load-store architecture.

Its floating-point instructions use IEEE 754 floating-point.

Notable features of the RISC-V ISA include:

- instruction bit field locations chosen to simplify the use of multiplexers in a CPU.

A design that is architecturally neutral, and a fixed location for the sign bit of immediate values to speed up sign extension.

### RISC-V: ISA (Instruction Set Architecture)

The designers' primary assertion is that the instruction set is the key interface in a computer as it is situated at the interface between the hardware and the software.


If a good instruction set were open and available for use by all, then it can dramatically reduce the cost of software by enabling far more reuse.

The base instruction set has a fixed length of 32-bit naturally aligned instructions, and the ISA supports variable length extensions where each instruction can be any number of 16-bit parcels in length.

Subsets support small embedded systems, personal computers, supercomputers with vector processors.


The instruction set specification defines 32-bit (examples: E902/E906) and 64-bit (examples: C906/C910) address space variants.





#### design





```
RTL - Verilog : busses, registers, ALUs, memories, decoders, . .
```

```
Logic - Verilog: and, or, xor, nand, ...

FPGA masks/ASIC
```





```
module ALU(Out,A,B,S,cin);
    input [3:0] A, B;
    input [2:0] S;
    input cin;
    output [3:0] Out;
    req [3:0] Out;
    always @(S or A or B or cin)
        case (S)
        0 : Out = 4'b0000;
        1 : Out = B - A - cin;
        2 : Out = A - B - cin;
        3 : Out = A + B + cin;
        4 : Out = A ^ B;
        5 : Out = A | B;
        6 : Out = A & B;
        7 : Out = 4'b1111;
        endcase
endmodule
```

RTL - design



#### Logic design - synthesis

```
module or_nand_1 (enable, x1, x2, x3, x4, y);
 input enable, x1, x2, x3, x4;
 output y;
 wire w1, w2, w3;
 or (w1, x1, x2);
 or (w2, x3, x4);
                                                  Pre-synthesis
 or (w3, x3, x4); // redundant
                                                      oai22 a
 nand (y, w1, w2, w3, enable);
endmodule
                                                  Post-synthesis
```

### **Programming with Lichee RV Dock**

#### Lichee RV Dock is a RISC-V Linux development kit.

**C906** 

- an **HDMI port** with support for up to 4K@30fps output, a 40-pin header with **GPIO** speakers, microphones, and more.
- RGB and MIPI screen interfaces
- an onboard **2.4G WIFI+BT module**, a 2.4G Patch antenna, an IPEX connector, and a **USB Type-A** host.




### Allwinner - D1 SoC with C906

**XuanTie C906** with the RISC-V Vector Extension (**V0.7**)

XuanTie C906 is a **64-bit processor** based on a 64-bit RISC-V architecture.

This processor is designed with a five to eight stage integer pipeline. It is also equipped with 128-bit vector operation units.


Data formats, including int8, int16, int32, int64, bf16, fp16, fp32, and fp64, are supported.



#### **RV64IAMFDCV**

### **Programming with StarFive VisionFive 2**

**VisionFive 2** is high-performance RISC-V single board computer (SBC) with an integrated GPU.




### StarFive VisionFive 2 SBC

A strong partnership with **SiFive**, **StarFive** started as an exclusive distributor of **SiFive** RISC-V core IP products in the greater China region



(2023) SiFive and StarFive

End of cooperation!







```
Save or Shift:

sw,sh,sb:

sll,srl,...

Load:

lw,lh,lb,...

Jump:

jal,jalr,...

Branch:

beq,blt, bltu, ...
```

#### **47-basic instructions**



### **ISA** - instructions/mnemonics



#### **Load and Write**

lr.w, ..



#### **Multiply and Divide:**


mul, div, rem, ...




### ISA - instructions/mnemonics



```
Compressed (16-bit): c.lw,c.sw,c.add, ...
```



### **RISC-V ISA - formats**



- funct7 + funct3 (10 bit): combined with opcode, these two fields describe what operation to perform
- rs1 (5 bit): specifies register containing first operand
- rs2 (5 bit): specifies second register operand
- rd (5 bit): Destination register specifies register which will receive result of computation

ISA computational instructions use a three-operand format, in which the first operand is the destination register, the second operand is a source register, and the third operand is either a second source register or an immediate value. This is an example three-operand instruction:

add x1, x2, x3



## RISC-V ISA - opcodes/functions

31			R-type	- oper	ration R	-type - 011001	
	funct7	rs2	rs1	funct3	rd	opcode	
	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	
	0000000	rs2	rs1	000	rd	0110011	ADD
	0100000	rs2	rs1	000	rd	0110011	SUB
	0000000	rs2	rs1	001	rd	0110011	SLL
	0000000	rs2	rs1	010	rd	0110011	SLT
	0000000	rs2	rs1	011	rd	0110011	SLTU
	0000000	rs2	rs1	100	rd	0110011	XOR
	0000000	rs2	rs1	101	rd	0110011	SRL
	0100000	rs2	rs1	101	rd	0110011	SRA
	0000000	rs2	rs1	110	rd	0110011	OR
	0000000	rs2	rs1	111	rd	0110011	AND



11 - 32-bit instruction



## RISC-V ISA - registers (RV32I)

31		0
	рс	

x0 / zero x1/ra x2 / sp x3 I/gp x4 / tp x5/t0 x6/t1 x7/t2 x8 / s0 / fp x9/s1 x10/a0 x11 / a1 x12 / a2 x13 / a3 x14 / a4 x15 / a5

31		0
	x16 / a6	
	x17 / a7	
Ž	x18 / s2	
	x19 / s3	
	x20 / s4	
	x21/s5	
	x22 / s6	
	x23 / s7	
	x24 / s8	
	x25 / s9	
	x26 / s10	
	x27 / s11	
	x28 / t3	
	x29 / t4	
	x30 / t5	
	x31 / t6	

ra: Function return address.

**sp**: Stack pointer.

gp: Global data pointer.

tp: Thread-local data pointer.

t0-t6: Temporary storage.

**fp**: Frame pointer for function-local stack data (this usage is optional).

s0-s11: Saved registers (if the frame pointer is not in use, x8 becomes s0).

a0-a7: Arguments passed to functions. Any additional arguments are passed on the stack. Function return values are passed in a0 and a1.

```
// HelloWorld.c
#include <stdio.h>
#include <stdlib.h>
int main(int argc, char **argv)
 printf("HelloWorld\n");
                                         2 system calls
 exit(0);
                    gcc HelloWorld.c -o HelloWorld
                    gcc HelloWorld.c -c -S
                    qcc HelloWorld.c -c -S -fverbose-asm
```

```
.file
                "HelloWorldExit.c"
        .option pic
        .attribute arch, "rv64i2p1_m2p0_a2p1_f2p2_d2p2_c2p0_zicsr2p0_zifencei2p0"
        .attribute unaligned access, 0
        .attribute stack align, 16
                                                                                Main Memory
        .text
        .section
                        . rodata
        .align 3
                                                                                                        32
                                                                                    Stack
.LC0:
        .string "HelloWorld"
        .text
                                                                                                        Top of
        .align 1
                                                                                                        the stack
        .globl main
                main, @function
        .type
                                                                                 Free space
main:
LFB6:
                                                                                                        Program
        addi
                sp, -32
                                                                                                        break
        sd
                ra, 24 (sp)
                                                                                    Heap
        sd
                s0,16(sp)
        addi
                s0, sp, 32
                                                                                 Static Data
                a5,a0
        mν
                a1, -32(s0)
        sd
                a5, -20(s0)
        SW
        lla
                a0,.LC0
                                                                                    Code
        call
                puts@plt
                                                                  0x0000
        li
                a0,0
                exit@plt
        call
.LFE6:
                main, .-main
        .size
        .ident
                "GCC: (Debian 13.2.0-4revyos1) 13.2.0"
                        .note.GNU-stack, "", @progbits
        .section
```

```
.file
                "HelloWorldExit.c"
        .option pic
        .attribute arch, "rv64i2p1 m2p0 a2p1 f2p2 d2p2 c2p0 zicsr2p0 zifencei2p0"
        .attribute unaligned access, 0
        .attribute stack align, 16
                                                                               Main Memory
        .text
        .section
                        . rodata
        .align 3
                                                                                   Stack
                                                                                                      32
.LC0:
        .string "HelloWorld"
        .text
                                                                                                      Top of
        .align 1
                                                                                                      the stack
        .globl main
                main, @function
        .tvpe
                                                                                Free space
main:
.LFB6:
                                                                                                      Program
                sp, sp, -32
        addi
                                                                                                      break
        sd
                ra, 24 (sp)
                                                                                   Heap
        sd
                s0,16(sp)
        addi
                s0, sp, 32
                                                                                Static Data
                a5,a0
                                        load (long)
        mν
                a1, -32(s0)
        sd
                                        address
                a5, -20(s0)
        SW
        lla
                a0,.LC0
                                                                                   Code
        call
               puts@plt
                                                                 0x0000
                a0,0
        li
                exit@plt
        call
.LFE6:
        .size
                main, .-main
                                                                              system call
                "GCC: (Debian 13.2.0-4revyos1) 13.2.0"
        .ident
        .section
                        .note.GNU-stack, "", @progbits
```

```
Main Memory
            int main(int argc, char **argv)
                                                                     Stack
                                                                                32
              printf("argv[1]=%s\n", argv[1]);
                                                                                Top of
              exit(0);
                                                                      T
                                                                                the stack
            }
                                                                   Free space
main:
                                                                                Program
                                                                      1
                                                                                break
                                                                     Heap
        addi
                 sp, sp, -32
        sd
                 ra, 24 (sp)
                                                                   Static Data
                 s0,16(sp)
        sd
        addi
                 s0, sp, 32
                                                                     Code
                 a5,a0
                                # move a0 (argc) to a5
        mv
                                                           0x0000
                 a1, -32(s0)
                                # a1 (argv address) is stored at s0-32
        sd
                 a5,-20(s0)
                                # a5 (a0) is stored at s0-20
        SW
                 a5, -32(s0)
                                # a5 receives a1 - argv address
        ld
        addi
                 a5,a5,8
                                # +8, we are going to read argv[1] not argv[0]
        ld
                 a5,0(a5)
                                # load address of argv[1] to a5
                                # mv a5 to a1 (for printf)
                 a1,a5
        mv
        lla
                 a0,.LC0
                                # load address of string with conversion
        call
                 printf@plt
                                # call printf
```

system call




## RISC-V: counting – no stack

```
int main(int argc, char **argv)
                                            int counter=10;
.LC0:
                                            while(--counter>=0) printf("Counter=%d\n", counter);
        .string "Counter=%d\n"
                                            exit(0);
        .text
        .align 1
        .globl
                main
                main, @furction
        .type
main:
                 a5,10
        li
                 .L2
L3:
                 a1,a5
        mν
                 a0,.LC0
        lla
                printf@plt
        call
                 a5,s3
                                          # restore value to a5 from s3
        mν
.L2:
                 a5, a5, -1
        addiw
                 s3, a5
                                          # save new value in s3
        mv
                a5, a5
                                          # required for negative value
        sext.w
                a5, zero, .L3
                                          # branch if greater-equal to zero
        bge
                 a0,0
                                          # load 0 to a0
        li
                                          # load linux function number - exit
                 a7,x0,93
        addi
        ecall
                                          # call linux
```


system call: exit - 93



## RISC-V: design (Verilog)



design



add a2, a2, a3



```
[30,14:12]
                                                                                    Control
                                                                    [6:0]
`include "CONTROL.v"
                                                                       RegWrite
`include "DATAPATH.v"
                                                                                   Clock Reset
`include "IFU.v"
                                        PC
                                                                                                ALU op
                                                                   [19:15] Read Reg1
module PROCESSOR (
                                                                   [24:20]
                                                                                    Data1
    input clock,
                                                                           Read Reg2
                                                              IR
                                                  Instruction
    input reset,
                                                                                               ALU
                                                  Memory
    output zero
                                                                    [11:7]
                                   Clock Reset
                                                                           Write Reg
                                                                                     Data2
);
                                                                           Write data
wire [31:0] instruction_code;
wire [3:0] alu control;
wire regwrite;
IFU IFU module(clock, reset, instruction code);
CONTROL control module (instruction code [31:25], instruction code [14:12],
                          instruction_code[6:0],alu_control, regwrite);
DATAPATH datapath_module(instruction_code[19:15], instruction_code[24:20],
                    instruction_code[11:7], alu_control, regwrite, clock, reset, zero);
endmodule
```



[6:0] funct7


PROCESSOR

```
[2:0] funct3
                                        IFU
                                                                       CONTROL
                                                    PC+4
                                                          [6:0] opcode
                                            reg [31:0] PC
                                                                            reg [3:0] alu_control
                                                                                               reg regwrite_control
                                              PÇ
                                                      Instruction_Code
                                                                                                regwrite
                                                                           [3:0] alu_control
                                          INST MEM
`include "CONTROL.v"
                                                                                             REG FILE
                                                                              ALU
                                                                      [31:0]
`include "DATAPATH.v"
                                                                                                        [31:0]
`include "IFU.v"
                                                                                                      read data1
                                                                      [31:0]
                                                      [31:0]
                                                                                                        [31:0]
module PROCESSOR (
                                                                                                      read data2
     input clock,
                                                                                       [31:0]
     input reset,
                                                                                      write data
     output zero
                                                                                zero
                                                                                                      DATAPATH
                                       reset
                                                clock
                                                                                           reset
);
                                                clock
                                       reset
wire [31:0] instruction_code;
wire [3:0] alu control;
wire regwrite;
IFU IFU module(clock, reset, instruction code);
CONTROL control_module(instruction_code[31:25],instruction_code[14:12],
                             instruction_code[6:0],alu_control, regwrite);
DATAPATH datapath_module(instruction_code[19:15], instruction_code[24:20],
                       instruction code[11:7], alu control, reqwrite, clock, reset, zero);
endmodule
```

zero



Lab3
with
iverilog
and
gtkwave




bako@lpi4a:~/lab3\$iverilog riscv.v riscv\_tb.v -o riscv\_model


bako@lpi4a:~/lab3\$vvp riscv\_model


bako@lpi4a:~/lab3\$gtkwave riscv\_wave.vcd



#### **GTKWave waveforms**








### <u>Summary</u>

The rise of RISC-V open architecture exponential growth of cores


RISC-V open source & business model


RISC-V optimized & extensible ISA

RISC-V architecture & Verilog synthetisable models



ISA	Chips?	Architecture License?	Commercial Core IP?	Add Own Instructions?	Open-Source Core IP?
x86	Yes, three vendors	No	No	No	No
ARM	Yes, <i>many</i> vendors	Yes, expensive	Yes, <i>one</i> vendor	No (Mostly)	No
RISC-V	Yes, <i>many</i> vendors	Yes, free	Yes, <i>many</i> vendors	Yes	Yes, many available







### **RISC-V labs**

#### Lab0 (mini-lab)

Starting with the RV64 - Dock (mono-core)

#### Lab1 & Lab2

RISC-V ISA and assembly programming on StarFive RV64 quad-core



# add a2,a2,a3 mulw a5,a4,a5 addi s0,sp,32 ir ra

#### Lab3

RISC-V design: architecture & simple Verilog model

