
# Programming and Modeling RISC-V ISA

RISC-V assembly programming and Verilog RTL modeling



**RISC-V** cores


Source: Semico Research Corp.

70,000



### **RVLabs – RVPLabs & RVMLabs**


70,000



Source: Semico Research Corp.



# RISC-V: Software ISA (assembly)







# RISC-V: Hardware ISA (Verilog)



RTL - Verilog : busses, registers, ALUs, memories, decoders, . .

Logic - Verilog: and, or, xor, nand, ...





# PLab1: assemble with gcc

```
.LC0:
         .string "HelloWorld"
                                                   Main Memory
         .text
         .align 1
         .globl
                 main
                                                      Stack
                 main, @function
         .type
                                                                      Top of
main:
                                                                      the stack
.LFB6:
                                            Addresses
         addi
                  sp, sp, -32
                                                    Free space
         sd
                  ra,24(sp)
                                                                      Program
         sd
                  s0,16(sp)
         addi
                  s0, sp, 32
                                                                      break
                                                      Heap
                  a5,a0
         mv
                 a1, -32(s0)
         sd
                                                   Static Data
                 a5,-20(s0)
         SW
                 a0,.LC0
         lla
         call
                 puts@plt
                                                      Code
         li
                  a0,0
                                       0x0000
         call
                  exit@plt
```

# PLab2: as, 1d and gdb


```
# Provide program starting address to linker
.global main
# Setup the parameters to print hello world and then call Linux to do it.
main:
       addi a0, x0, 1
                               # 1 = stdout
       la a1, helloworld # load address of helloworld
       addi a2, x0, 20
                              # length of our string
       addi a7, x0, 64
       # linux write system call
       ecall
                               # Call linux to output the string
# Setup the parameters to exit the program and then call Linux to do it.
       addi a0, x0, 0 # Use 0 return code
       addi a7, x0, 93 # Service command code 93 terminates
       ecall
                               # Call linux to terminate the program
.data
                .ascii "Hello RISC-V World!\n"
helloworld:
                                      puts (a7): 20 characters (a2)
                                      on stdio a0=1, address in a1
                                             exit (a7) with (a0=0)
```




### **PLabs: arithmetics**

riscv64-linux-gnu-objdump -d MultTen

```
.data
         .string "Result=%d\n"
                                  MultTen.s
  .globl
        main
 main:
         li
                a5,4
                                 only add and shift
         mv
                a4,a5
         slliw a5,a5,2
         addw a5, a5, a4
         slliw a5, a5, 1
                a1,a5
         mv
         11a a0,.data
         call printf@plt # link to physical address
         li
                a0,0
         call
                exit@plt
gcc MultTen.s -q -nostartfiles -o MultTen
```




## **PLabs: arithmetics**





### **RV32I ISA - formats**


ALUop: 0000000



- opcode (7 bit): partially specifies which of the 6 types of instruction formats
- funct7 + funct3 (10 bit): combined with opcode, these two fields describe what operation to perform
- rs1 (5 bit): specifies register containing first operand
- rs2 (5 bit): specifies second register operand
- . rd (5 bit):: Destination register specifies register which will receive result of computation

addw a5, a5, a4 addw x15, x15, x14

# MLabs: Verilog (1) & Modeling (2-..)




MLab2.1


R-type only: Instruction Memory + PC Registers +ALU



### MLab 2.2 & 2.3 : RV32I & RV32IM



# MLabs3,4 .. : RV32l pipeline





MLab3, MLab4:


5-stage pipeline

- Program Counter (PC)
- InstructionFetch (IF)
- DataRead (DR)
- Execute (EX)
- WriteBack (WB)

# **MLab2.1 : First design: R-type**









## MLab2.1: PROCESSOR


**PROCESSOR** 

```
[2:0] funct3
                                          TFU
                                                                           CONTROL
                                                             [6:0] opcode
                                              reg [31:0] PC
                                                                               reg [3:0] alu control
                                                                                                    reg regwrite_control
                                                PC
                                                         Instruction_Code
                                                                                                    regwrite
                                                                              [3:0] alu_control
                                             INST MEM
`include "CONTROL.v"
                                                                                                 REG FILE
                                                                                  ALU
                                                                         [31:0]
`include "DATAPATH.v"
                                                                          in1
                                                                                                            [31:0]
`include "IFU.v"
                                                                                                           read data1
                                                                                      reg zero_flag
                                                                                        [31:0]
                                                                         [31:0]
                                                         [31:0]
                                                                          in2
                                                                                                            [31:0]
module PROCESSOR (
                                                                                                           read data2
     input clock,
                                                                                           [31:0]
     input reset,
                                                                                          write data
     output zero
                                                                                   zero
                                                                                                           DATAPATH
                                         reset
                                                   clock
                                                                                               reset
);
                                                                                                         clock
                                                   clock
                                         reset
wire [31:0] instruction_code;
wire [3:0] alu control;
wire requrite;
IFU IFU_module(clock, reset, instruction_code);
CONTROL control module (instruction code [31:25], instruction code [14:12],
                              instruction code[6:0],alu control, regwrite);
DATAPATH datapath module (instruction_code[19:15], instruction_code[24:20],
                       instruction code[11:7], alu control, regwrite, clock, reset, zero);
endmodule
```

[6:0] funct7


zero

## MLab2.1: test & waveforms





## **MLab2.2**: RV32I architecture




# MLab2.2 : binary program & test

The following is our test program elaborated in programming labs PLab2 with the debugging test of macros.


```
Start
// instructions.hex
0000013
                    // addi x0, x0, 0
                                             -nop
00000013
                    // addi x0, x0, 0
                                             -nop
                                                                                                             Multiplier0 = 0
                                                                                        Multiplier0 = 1
                                                                                                    1. Test
00600313
                    // li
                              t1,6
                                                               : 0x000
                                                                                                   Multiplier0
00700393
                    // li t2,7
                                                               : 0x004
00000e13
                    // li t3,0
                                                                0x008
                    // li a1,32
                                                               : 0x00c
02000593
                                                                               1a. Add multiplicand to product and
                     // andi t0,t2,1
                                                               : 0x010
0013f293
                                                                                place the result in Product register
                     // begz t0,0x101ac <skip add>
00028463
                                                               : 0x014
006e0e33
                     // add t3,t3,t1
                                                               : 0x018
00131313
                     // slli t1,t1,0x1
                                                               : 0x01c
                     // srli t2,t2,0x1
0013d393
                                                               : 0x020
                                                                                           2. Shift the Multiplicand register left 1 bit
                     // addi a1,a1,-1
fff58593
                                                              : 0x024
                     // bnez a1,0x101a0 <loop>
fe0594e3
                                                              : 0x028
                                                                                           3. Shift the Multiplier register right 1 bit
00000013
                     // addi x0, x0, 0 -nop
                                                                                                            No: < 32 repetitions
                                                                                                 32nd repetition
                                                                                                       Yes: 32 repetitions
                                                                                                     Done
```

## **MLab2.2**: test and waveforms




Multiplication cycle: 32 steps

### **MLab2.2**: test and waveforms



# MLab2.3: RV32IM – final project



### **Final project:**

- 1. Programming assembly function (macro) for pow(a,b)
- 2 Disassembly to binary code
- 3. Implement on the RV32IM model with multiplication instructions.

### **Decoding:**

MUL, MULH, DIV, DIVU, REM, REMU

### **Extending:**

MUL, MULH, DIV, DIVU, REM, REMU

## MLab2.3 : program & disassemble

```
.section .data
   result: .word 0 # Memory space to store the result
    .section .text
   .qlobl start
   # Macro Definition: Computes result = base ^ exponent
   .macro power_mult result, base, exponent
               \result, 1
                                  # Initialize result with 1
       li
       beqz
              \exponent, end \ensuremath{\backslash} 0 # If exponent is 0, jump to end (result = 1)
   loop \0:
              \result, \result, \base # result *= base
       mul
              \exponent, \exponent, -1 # Decrement exponent
       addi
              \exponent, loop \@ # Repeat until exponent == 0
       bnez
   end \@:
   . endm
start:
   # Load base and exponent
   li
           t1, 3
                           # t1 = base = 3
           t2, 4
                        # t2 = exponent = 4
   li
   # Call the power mult macro: power mult t3, t1, t2
   power_mult t3, t1, t2
   # Store result in memory
           t0, result # Load address of result in t0
   la
           t3, 0(t0)
                           # Store t3 (result) to memory
   SW
   # Exit the program (using an environment call)
           a7, 93
                        # ECALL for exit
   li
   ecall
```

## MLab2.3 : program & disassemble

```
(gdb) b _start
Note: breakpoints 1, 2 and 3 also set at pc 0x100e8.
Breakpoint 4 at 0x100e8: file macro pow.s, line 22.
(gdb) disassemble /r &_start, +56
Dump of assembler code from 0x100e8 to 0x10120:
   0x00000000000100e8 < start+0>:
                                                       auipc
                                   00002197
                                                                 gp,0x2
   0x00000000000100ec < start+4>:
                                                       addi gp,gp,-1992 # 0x11920
                                   83818193
   0x00000000000100f0 < start+8>:
                                   00300313
                                                       li t1.3
   0x0000000000100f4 < start+12>: 00400393
                                                       li t2,4
   0x0000000000100f8 <_start+16>: 00100e13
                                                       li t3,1
   0x00000000000100fc <_start+20>: 00038863
                                                       begz t2,0x1010c <end 0>
   0x0000000000010100 <loop 0+0>:
                                                       mul t3,t3,t1
                                   026e0e33
                                                       addi t2,t2,-1
   0x0000000000010104 <loop 0+4>:
                                   fff38393
   0x0000000000010108 <loop 0+8>:
                                   fe039ce3
                                                       bnez t2,0x10100 <loop 0>
   0x000000000001010c <end 0+0>:
                                   00001297
                                                       auipc
                                                                t0,0x1
   0x0000000000010110 <end 0+4>:
                                                       addi t0,t0,20 # 0x11120
                                   01428293
   0x0000000000010114 <end 0+8>:
                                                       sw t3,0(t0)
                                   01c2a023
   0x0000000000010118 <end 0+12>:
                                   05d00893
                                                           a7,93
                                                       li
   0x000000000001011c <end 0+16>:
                                   00000073
                                                       ecall
```



### MLab2.3: load in instruction.hex

Copy the red part of the disassembled code and use it in the instructions.hex file loaded into simulated instruction\_memory.v.

### Replace other instructions with nop instruction: 00000013


```
00000013
               // addi x0, x0, 0 -nop
               // addi x0, x0, 0 -nop
00000013
               // li t1,3
00300313
                                              : 0x000
00400393
               // li t2,4
                                              : 0x004
               // li t3.1
00100e13
                                              : 0x008
               // beq t2, zero, 0x1010c <end 0> : bne t0, zero, offset (4*2)
00838663
              // mul t3,t3,t1
                                              : 0x018
026e0e33
             // addi t2,t2,-1
fff38393
                                              : 0x024
             // bnez t2,0x10100 <loop_0>
fe039ce3
                                              : 0x028
               // addi x0, x0, 0 -nop
00000013
               // addi x0, x0, 0 -nop
00000013
00000013
               // addi x0, x0, 0 -nop
```


### **MLab2.3**: simulate with testbench

\$ iverilog alu\_mult.v branch\_unit.v data\_memory.v decoder.v
instruction\_memory.v register\_file.v sign\_extension.v top\_final.v
tb\_top\_final.v -o tb\_top\_final\_mult

```
$ vvp tb top final mult
zero = 00000000 ra = 00000000
                                sp = 00000000 qp = 00000000
 tp = 00000000 t0 = 00000000
                                t1 = 00000003 t2 = 00000004
  s0 = 00000000 s1 = 00000000
                                a0 = 00000000 a1 = 00000000
 a2 = 00000000 a3 = 00000000
                                a4 = 00000000 a5 = 00000000
 a6 = 00000000 a7 = 00000000
                                s2 = 00000000 \quad s3 = 00000000
                                s6 = 00000000
  s4 = 00000000 s5 = 00000000
                                                s7 = 00000000
  s8 = 00000000 \quad s9 = 00000000 \quad s10 = 00000000 \quad s11 = 000000000
 t3 = 00000001 t4 = 00000000 t5 = 00000000 t6 = 00000000
zero = 00000000 ra = 00000000
                                sp = 00000000 qp = 00000000
 tp = 00000000 t0 = 00000000
                                t1 = 00000003 t2 = 00000001
  s0 = 00000000
                 s1 = 00000000
                                a0 = 00000000 a1 = 00000000
 a2 = 00000000 a3 = 00000000
                                a4 = 00000000 \quad a5 = 00000000
  a6 = 00000000 \quad a7 = 00000000 \quad s2 = 00000000 \quad s3 = 00000000
  s4 = 00000000
                 s5 = 00000000
                                 s6 = 00000000
                                                s7 = 00000000
 s8 = 00000000
                 s9 = 00000000 \ s10 = 00000000 \ s11 = 00000000
 t3 = 00000051
                 t4 = 00000000
                                t5 = 00000000 \quad t6 = 00000000
```

## **MLab2.3**: simulation wave






### **The Platform**

### Software:


Ubuntu, C/V-intrinsics/assembly, gcc, riscv64-linux-gnu-objdump; Verilog, iverilog, GTKwave, ...

### **Hardware:**

BPI-SF3, SpacemiT K1-X60: RV64GCVB + AI (16 instructions)



# **The Platform**



### Thank you for your attention!

Source: Semico Research Corp.