


"Teaching RISC-V ISA



6.8mln/hour



Source: Semico Research Corp.

RISC-V : Software Programming

C programming + intrinsics (V) **RV64** Assembly level programming USER - binaries OS

AI M


StarFive JH7110 SiFive U74

SpacemiT K1 - X60 --





RISC-V : Hardware Design/Modeling



RTL - Verilog : busses, registers, ALUs, memories, decoders, . .

Logic - Verilog: and, or, xor, nand, ...







PLabs: Programming Labs

```
.LC0:
         .string "HelloWorld"
                                                   Main Memory
         .text
         .align 1
         .globl
                 main
                                                      Stack
                 main, @function
         .type
                                                                      Top of
main:
                                                                      the stack
.LFB6:
                                            Addresses
         addi
                  sp, sp, -32
                                                    Free space
                  ra, 24 (sp)
         sd
                 s0,16(sp)
                                                                      Program
         sd
         addi
                  s0, sp, 32
                                                                      break
                                                      Heap
                  a5, a0
         mv
                 a1,-32(s0)
         sd
                                                   Static Data
                 a5,-20(s0)
         SW
         lla
                 a0,.LC0
         call
                 puts@plt
                                                      Code
         li
                  a0,0
                                       0x0000
         call
                  exit@plt
```





PLabs: system calls

```
.global main
                               # Provide program starting address to linker
# Setup the parameters to print hello world and then call Linux to do it.
main:
       addi a0, x0, 1
                               # 1 = stdout
                              # load address of helloworld
       la a1, helloworld
       addi a2, x0, 20
                              # length of our string
       addi a7, x0, 64
        # linux write system call
                               # Call linux to output the string
       ecall
# Setup the parameters to exit the program and then call Linux to do it.
       addi a0, x0, 0 # Use 0 return code
       addi a7, x0, 93 # Service command code 93 terminates
       ecall
                               # Call linux to terminate the program
.data
                .ascii "Hello RISC-V World!\n"
helloworld:
                                       puts (a7): 20 characters (a2)
                                       on stdio a0=1, address in a1
                                             exit (a7) with (a0=0)
```

PLabs: arithmetics

```
.data
       .string "Result=%d\n"
                                 MultTen.s
      main
.globl
main:
       li
              a5,4
                               only add and shift
       mv
              a4,a5
       slliw a5, a5, 2
       addw a5, a5, a4
       slliw a5, a5, 1
              a1,a5
       mv
       lla a0,.data
       call printf@plt # link to physical address
       li
              a0,0
       call
              exit@plt
```

gcc MultTen.s -march=rv64g -o MultTen

riscv64-linux-gnu-objdump -d MultTen






PLabs: arithmetics

00000000000006b8 <main>: 6b8: 00400793</main>						<pre># virtual address - 24 bytes li a5,4</pre>			
	oc:	00078				mv	a4, a5		
	:0:					sllw	a5, a5, 0		
	24:					addw sllw	a5, a5, a		
	20:	00178				mv	a5, a5, 0 a1, a5	,×1	
		RV64I	- R-t	ype:	9 0e787b b	addw			
		funct7		rs2	rs1	funct3	rd	opcode	
	96	00000		01110	01111	999	01111	0111011	





RV32I ISA - formats




- opcode (7 bit): partially specifies which of the 6 types of instruction formats
- funct7 + funct3 (10 bit): combined with opcode, these two fields describe what operation to perform
- rs1 (5 bit): specifies register containing first operand
- rs2 (5 bit): specifies second register operand
- . rd (5 bit):: Destination register specifies register which will receive result of computation

addw a5, a5, a4 addw x15, x15, x14



DLabs: Verilog (0-3) & Design (4-..)




DLab4

R-type only: Instruction Memory + PC Registers +ALU




DLab 5: RV32I



DLab5RV32I
No pipeline



DLabs 6,7 .. : RV321 pipeline




DLab6, DLab7:


5-stage pipeline


- Program Counter (PC)
- InstructionFetch (IF)
- DataRead (DR)
- Execute (EX)
- WriteBack (WB)



DLab4: First design: R-type









DLab4: PROCESSOR

COMPAS 2024: P.Bakowski

PROCESSOR

IFU

```
reg [31:0] PC
                                                                              reg [3:0] alu_control
                                                                                                  reg regwrite_control
                                               PC
                                                        Instruction_Code
                                                                                                  regwrite
                                                                             [3:0] alu_control
                                            INST MEM
`include "CONTROL.v"
                                                                                                REG_FILE
                                                                                ALU
                                                                        [31:0]
`include "DATAPATH.v"
                                                                         in1
                                                                                                          [31:0]
`include "IFU.v"
                                                                                                         read data1
                                                                                    reg zero_flag
                                                                                       [31:0]
                                                                        [31:0]
                                                        [31:0]
                                                                         in2
                                                                                                          [31:0]
module PROCESSOR (
                                                                                                         read data2
     input clock,
                                                                                         [31:0]
     input reset,
                                                                                        write data
     output zero
                                                                                  zero
                                                                                                         DATAPATH
                                        reset
                                                  clock
                                                                                              reset
);
                                                                                                       clock
                                                  clock
                                        reset
wire [31:0] instruction_code;
wire [3:0] alu control;
wire regwrite;
IFU IFU_module(clock, reset, instruction_code);
CONTROL control module (instruction code [31:25], instruction code [14:12],
                             instruction_code[6:0],alu_control, regwrite);
DATAPATH datapath_module(instruction_code[19:15], instruction_code[24:20],
                       instruction code[11:7], alu control, regwrite, clock, reset, zero);
endmodule
```

[6:0] funct7 [2:0] funct3


[6:0] opcode

CONTROL

13


zero

DLab4: test & waveforms



DE NANTES

DLab5: RV32l architecture





Data Memory


Address


Write data

ALÚ

DLab5: test and waveforms

```
// addi x1, x0, 0
00000093
00100113
         // addi x2, x0, 1
00200193
          // addi x3, x0, 2
00318233
         // add x4, x3, x3
000002B3
         // add x5, x0, x0
//008000EF // jal x1, 8
FF9FF0EF // jal x1, 8
00028263
          heg x5, x0, 8
00500293
          // ada_ v5, x0, 5
          // and x6, x0, x5
00530333
         // sw x1, 0(x3)
0330a023
0670a023 // sw x1, 0(x3)
         // lb x1, 0(x3)
06f0a023
04f0a023
         // lbu x1, 0(x3)
         // sw x1, 0(x3)
0330a023
0670a023
         // sw x1, 0(x3)
06f0a023 // lb x1, 0(x3)
```










The Platform

Software:


Ubuntu, C/V-intrinsics/assembly, gcc, riscv64-linux-gnu-objdump; Verilog, iverilog, GTKwave, ...

Hardware:

BPI-SF3, SpacemiT K1-X60: RV64GCVB + AI (16 instructions)



The Platform



Thank you for your attention!

Source: Semico Research Corp.

