

Register Assistant UVM User Manual

Release v2020.4

Unpublished work. © Siemens 2020

This document contains information that is confidential and proprietary to Mentor Graphics Corporation, Siemens Industry Software Inc., or their affiliates (collectively, "Siemens"). The original recipient of this document may duplicate this document in whole or in part for internal business purposes only, provided that this entire notice appears in all copies. In duplicating any part of this document, the recipient agrees to make every reasonable effort to prevent the unauthorized use and distribution of the confidential and proprietary information.

This document is for information and instruction purposes. Siemens reserves the right to make changes in specifications and other information contained in this publication without prior notice, and the reader should, in all cases, consult Siemens to determine whether any changes have been made.

The terms and conditions governing the sale and licensing of Siemens products are set forth in written agreements between Siemens and its customers. **End User License Agreement** — You can print a copy of the End User License Agreement from: mentor.com/eula.

No representation or other affirmation of fact contained in this publication shall be deemed to be a warranty or give rise to any liability of Siemens whatsoever.

SIEMENS MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS MATERIAL INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF INTELLECTUAL PROPERTY.

SIEMENS SHALL NOT BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, CONSEQUENTIAL OR PUNITIVE DAMAGES, LOST DATA OR PROFITS, EVEN IF SUCH DAMAGES WERE FORESEEABLE, ARISING OUT OF OR RELATED TO THIS PUBLICATION OR THE INFORMATION CONTAINED IN IT, EVEN IF SIEMENS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

LICENSE RIGHTS APPLICABLE TO THE U.S. GOVERNMENT: This document explains the capabilities of commercial products that were developed exclusively at private expense. If the products are acquired directly or indirectly for use by the U.S. Government, then the parties agree that the products and this document are considered "Commercial Items" and "Commercial Computer Software" or "Computer Software Documentation," as defined in 48 C.F.R. §2.101 and 48 C.F.R. §252.227-7014(a)(1) and (a)(5), as applicable. Software and this document may only be used under the terms and conditions of the End User License Agreement referenced above as required by 48 C.F.R. §12.212 and 48 C.F.R §227.7202. The U.S. Government will only have the rights set forth in the End User License Agreement, which supersedes any conflicting terms or conditions in any government order document, except for provisions which are contrary to applicable mandatory federal laws.

TRADEMARKS: The trademarks, logos and service marks ("Marks") used herein are the property of Siemens or other parties. No one is permitted to use these Marks without the prior written consent of Siemens or the owner of the Marks, as applicable. The use herein of third party Marks is not an attempt to indicate Siemens as a source of a product, but is intended to indicate a product from, or associated with, a particular third party. A list of Siemens' trademarks may be viewed at: www.plm.automation.siemens.com/global/en/legal/trademarks.html and mentor.com/trademarks.

The registered trademark Linux[®] is used pursuant to a sublicense from LMI, the exclusive licensee of Linus Torvalds, owner of the mark on a world-wide basis.

Support Center: support.sw.siemens.com

Send Feedback on Documentation: support.sw.siemens.com/doc_feedback_form

Table of Contents

Cnapter 1 Register Assistant UVM	5
Introduction Register Assistant UVM Abstract Flow Using Register Assistant UVM Register Data Hierarchy Blocks, Blocks Maps, and Registers/Memories Blocks Block Maps Block Hierarchy Relationship to UVM Generation Additional Block and Block Map CSV Columns Summary – Registers, Blocks, and Block Maps.	5 6 7 7 8 8 10 11 12 12 13
Chapter 2 Register Assistant UVM Inputs. Importing Data From CSV Files Setting Constraints. Auto-Instancing.	17 17 21 22
Chapter 3 Checking Imported Registers Introduction Default Checks	27 27 27
Chapter 4 Register Assistant UVM Output UVM Output Generated UVM File Supporting Coverage Models for Blocks Supporting Coverage Models for Fields Supporting Simple "Quirky" Registers. Supporting Back Door Access Word Addressable Output Applying Word Addressing in Register Assistant UVM	29 30 30 33 37 40 41 46 46
Chapter 5 Customization Parameters Using Parameters	53 53 53

Chapter 6	
Register Assistant UVM in GUI Mode	57
	57
Appendix A	
Using Register Assistant in Batch/Command-Line Mode	61
Running Register Assistant UVM	61
Appendix B	
Examples	63
UVM Output Example	63
UVM Word Addressable Output Example	73
Third-Party Information	
End-User License Agreement with EDA Software Supplemental Terms	

Chapter 1 Register Assistant UVM

Register Assistant UVM is a register management tool that allows you to make changes to register specifications in a single place and automatically generate and update a UVM package.

troduction
egister Assistant UVM Abstract Flow
sing Register Assistant UVM
egister Data Hierarchy
ocks, Blocks Maps, and Registers/Memories
Blocks
Block Maps 1
Block Hierarchy 1
Relationship to UVM Generation
Additional Block and Block Map CSV Columns
Summary – Registers, Blocks, and Block Maps

Introduction

A typical modern device contains a rich mix of hardware, firmware, and software. Communication between these domains is provided by software-addressable registers whose locations are specified along with memories in a block.

Specifying registers and managing changes is typically a manual, laborious, and error prone task. What is required is a single repository to describe registers and memories for each component, sub-system, and system from which the output can be generated.

This is not a new problem; project teams have been finding creative ways to address this challenge for many years and, therefore, use a variety of formats for describing register and memory information. Register Assistant UVM can import register and memory specifications from spreadsheets (CSV) into a cohesive, extensible data model describing a hierarchy of blocks, sub-blocks, maps, registers, fields, and memories.


DRC checks are available to ensure the consistency of data. The current release of Register Assistant UVM generates UVM register package SystemVerilog code for verification.

Register Assistant UVM Abstract Flow

Register Assistant UVM operates and produces output based on a specific flow. The main stages that comprise the Register Assistant UVM flow are as follows:

- Importing Register Data In this stage, you use Register Assistant UVM to import your register definitions. Register Assistant UVM imports from CSV files. Refer to "Register Assistant UVM Inputs" on page 17.
- Checking the Imported Data Register Assistant UVM runs a number of coherency checks to verify the correctness of the imported data. For example, Register Assistant UVM ensures that at least one top register block is available.
 - Register Assistant UVM provides a number of built-in default checks. Refer to "Checking Imported Registers" on page 27 for details.
- **Generating Output** The UVM generator in Register Assistant UVM uses the imported register data to create UVM register output for verification engineers. Refer to "Register Assistant UVM Output" on page 29.

The commands related to the above stages are run either through batch commands or through a wizard. Refer to "Register Assistant UVM in GUI Mode" on page 57.



You can refer to *Register Automation for UVM Workbook* for information on the usage flow of Register Assistant UVM. The workbook is available on the path <install_directory>/registerassistantuvm/examples/labs/RUVM_Flow/Training_workbook.pdf.

Using Register Assistant UVM

Register Assistant UVM is either used in batch mode, or through a graphical interface wizard. Refer to "Register Assistant UVM in GUI Mode" on page 57 for more information.

Register Data Hierarchy

To be able to extract data from the imported register definitions, Register Assistant UVM assumes that your register definitions are designed based on a certain hierarchy or model. The basic units of the hierarchy are registers, memories, register blocks, and block maps.

A register block may contain instances of registers, memories, or sub-blocks. Each register contains any number of fields, which mirror the values of the corresponding elements in hardware.

A register block can have more than one block map, but there should be at least one map.

It is important to note that Register Assistant UVM checks the structure of the imported register data to make sure that at least one top register block is available, and if not found, a failure occurs.

Blocks, Blocks Maps, and Registers/Memories

This section explains block descriptions, defining a block map, specifying block hierarchy, how the UVM generator utilizes the block and block map information, and the relationship between registers, blocks, and block maps using a simple example.

Blocks	8
Block Maps	10
Block Hierarchy	11
Relationship to UVM Generation	12
Additional Block and Block Map CSV Columns	12
Summary – Registers, Blocks, and Block Maps	13

Blocks

Blocks are optional. If you have a "flat" description for your registers/memories, you can use the Auto-Instance feature. This feature automatically creates a top-level block based on your register/memory descriptions provided that the address information is supplied for each register/memory definition.

For more information, refer to "Auto-Instancing" on page 22.

Alternatively you can explicitly instantiate one or more registers or memories in a named Block.

Blocks can be used:

- To instance a set of registers/memories that is used repeatedly throughout a design. For example, to represent each channel in a 32 channel DMA.
- To represent design structure (blocks can be instanced within other blocks in a hierarchical manner).
- To identify contiguous sections within the overall memory map.

Each block that you specify must also have one or more associated address map interfaces for the content of the block. This is known as a Block Map. A given block map specifies which registers/memories/sub-blocks are accessible together with their addresses as seen through the block map. Block maps allow multiple processors to access different combinations of the same registers/memories within a block but at different locations in the memory map.

It is common to define registers/memories in one CSV file and to specify blocks and block maps in separate CSV files. Figure 1-1 shows the relationship between block maps, blocks, and register/memory descriptions.




Figure 1-1. Block Maps, Blocks and Registers/Memories

Each block description requires three columns to be defined in your CSV input:


- **Block Name** a name for the block. For each row of the block description, this name repeats.
- **Block Component Name** the name of the register, memory, or sub-block that is instanced in this block. This name must match the register/memory/sub-block name that you defined in your register/memory description columns. For example, if you define a register called status_reg, the entry in the Block Component Name column is status_reg.
- **Block Instance Name** a unique identifier for the register/memory/sub-block in the context of this block. Similar to instancing a component on a schematic, each register/memory/sub-block instance within a block must have a name. For example, if you want to add the status_reg to the block definition, you can name this register status_reg_h. You can instance the same register/memory/sub-block multiple times using different block instance names.

In this example, there are three registers and one memory grouped in a block named reg_block:

Block Name	Block Component Name	Block Instance Name	Block Instance Type
reg_block	status_reg	status_reg_h	register
reg_block	RegA	RegA_h	register
reg_block	RegB	RegB_h	register
reg_block	small_mem	small_mem_h	register

You can define as many blocks as you require. However, when you define more than one block, Register Assistant UVM requires you to specify which block is considered the top block. When you run the tool interactively, you will see a list of blocks that the tool has determined from your

input files. Select the block that you want to designate as the top block from the dropdown list. In the following example, there are two blocks available and sw_top_block is the top block:



Block Maps

To use a block description, you need to define a block map. The block map defines a starting address for each register/memory within the block.

Block maps require four columns:

- **Block Name** the name of the block that you have defined. This name repeats for each register/memory/sub-block instance within the block that is accessible via this block map.
- **BlockMap Name** a name for the block map that you are defining. This name repeats for each register/memory/sub-block entry in the block map.
- **BlockMap Instance Name** the instance name that you defined for the register/ memory/sub-block instance (using the Block Instance Name column).
- **BlockMap Instance Address** the starting address for the register/memory/sub-block instance.

In this example, we define the address space for the reg block block:

Block Name	BlockMap Name	BlockMap Instance Name	BlockMap Instance Address
reg_block	bus_map	status_reg_h	0x0
reg_block	bus_map	RegA_h	0x2
reg_block	bus_map	RegB_h	0x4
reg block	bus map	small mem h	0x10

Block Hierarchy

You can specify levels of block hierarchy, or sub-blocks, within your block specification.

In this example block description there is a top-level block called sw_top_block that contains two instances of a block called sw_sub_block:

Block Name	Block Component Name	Block Instance Name	Block Instance Type
sw_top_block	sw_sub_block	sw1	block
sw_top_block	sw_sub_block	sw2	block
sw_top_block	stopwatch_counter	vreg1	register
sw_top_block	stopwatch_counter	vreg2	register
sw_top_block	stopwatch_counter	vreg3	register
sw_top_block	my_reg	my_reg1	register
sw_top_block	my_mem	mem1	memory
sw_sub_block	stopwatch_value	stopwatch_value_reg	register
sw_sub_block	stopwatch_reset_value	stopwatch_reset_value_reg	register
sw_sub_block	stopwatch_upper_limit	stopwatch_upper_limit_reg	register
sw_sub_block	stopwatch_lower_limit	stopwatch_lower_limit_reg	register
sw_sub_block	stopwatch_csr	stopwatch_csr_reg	register
sw_sub_block	stopwatch_memory	stopwatch_memory_reg	register

The example shows the use of the Block Instance Type of value block to indicate the two subblocks whose instance names are sw1 and sw2. Those two instances reference a block called sw_sub_block which is defined to contain six registers (that are defined in a separate CSV file), starting on line 10.

For each block and sub-block, a corresponding block map is needed:

Block Name	BlockMap Name	BlockMap Description	BlockMap is default	BlockMap Instance Name	BlockMap Instance Address
sw_top_block	SW_MAP2	SW top block map	TRUE	sw1.SW_MAP	0x1000
sw_top_block	SW_MAP2			sw2.SW_MAP	0x2000
sw_top_block	SW_MAP2			vreg1	0x3000
sw_top_block				vreg2	0x3004
sw_top_block	SW_MAP2			vreg3	0x3008
sw_top_block	SW_MAP2			my_reg1	0x300C
sw_top_block				mem1	0x4000
sw_sub_block	SW_MAP	SW sub block map	TRUE	stopwatch_value_reg	0x04
sw_sub_block	SW_MAP			stopwatch_reset_value_reg	0x08
sw_sub_block	SW_MAP			stopwatch_upper_limit_reg	0x0C
sw_sub_block				stopwatch_lower_limit_reg	0x10
sw_sub_block	SW_MAP			stopwatch_csr_reg	0x14
sw_sub_block	SW_MAP			stopwatch_memory_reg	0x34

In this example, we define the top-level block map in SW_MAP2 and the instance addresses for each item in the block. Notice that in this case we explicitly reference the block map SW_MAP for both instances of the sub-block using the path "sw1.SW_MAP" for the BlockMap Instance Name. As each block can have any number of associated Block Maps, if you specify the instance name alone (for example, sw1) it will reference the default map for that sub-block. If

you wish to reference a specific map, you simply add the map name to the instance name (for example, "sw1.SW_MAP").

The full CSV files for the preceding example can be found in *<install_location>/examples/uvm/CSV*.

Relationship to UVM Generation

The UVM generator utilizes the block and block map information that you provide.


The UVM generator creates a UVM block class for each Block, with instances for each register/memory instance. Declares the associated maps with the appropriate address information from the Block Map.

Additional Block and Block Map CSV Columns

You can specify several optional CSV columns relating to blocks. For information on supported CSV columns, refer to *<installation_folder>\registerassistantuvm\docs\pdfdocs\ RUVM_reference\CSV_columns.pdf*.

Commonly used optional columns include the following:

- Block Description and Block Instance Description add comments and documentation about the blocks and instances within those blocks.
- **Block Coverage** allows you to specify one of the built-in coverage models for a block. By adding a coverage model, such as UVM_CVR_ADDR_MAP, Register Assistant UVM generates cover groups and cover points for the block.
- **Block Backdoor** allows you to specify a relative backdoor path for the registers/ memories within the block.
- **Block Instance Backdoor** allows you to specify the starting instance name that the backdoor path references.
- **Block Instance Dimension** enables you to specify how many instances of the register/memory or sub-block to add in the block.



• **Block Instance Type** — specifies the kind of instance in the block: register, memory, or another block (sub-block). The default value is register.

- **Block Replication Offset** if sub-block instances are not contiguous and you want each instance of a sub-block to start on a specific boundary, you can specify a Replication Offset. This allows you to specify the overall width of the block instance (that is, the actual block size plus padding).
- **Parameters** allows you to specify your own parameters to use in your own generator. You can specify a block level parameter and value or an instance-level parameter for each instance within a block.

You can specify several optional CSV columns relating to block maps. Commonly used optional columns include:

- **BlockMap Description** allows you to add comments and documentation about the block map.
- **BlockMap is Default** indicates whether a particular block map is the default address map for a block. If you only have a single block map, you do not need this column.
- **BlockMap Address Offset** the address offset for the map (default is 0x0).
- **BlockMap Instance Access** the software access mode for each register/memory instance in the block map.
- **Parameters** allows you to specify your own parameter to use in your own generator.

Summary – Registers, Blocks, and Block Maps

This section summarizes the relationship between registers, blocks, and block maps using a simple example.

We start by declaring three 32-bit, read-write registers at consecutive addresses:

Register	Register	Register	Register	Register
Name	Address	Width	Access	Reset Value
reg1	0x0	32	RW	0x0
reg2	0x4	32	RW	0x0
reg3	0x8	32	RW	0x0

The address information is required if we use the auto-instance mechanism, but for this example we will explicitly instance these registers in a block so we add an instance of each register in a block called sub_block:

Block Name	Block Component	Block Instance	Block Instance
	Name	Name	Type
sub_block	reg1	reg1_inst	register
sub_block	reg2	reg2_inst	register
sub_block	reg3	reg3_inst	register

We have now described the contents of a block called sub_block but we have not defined how a bus interface can access these register instances or which of these instances are visible to that specific interface. This address map information is specified using a Block Map.

In this simple case, we define a single map called SUB_MAP with corresponding address values for each instance in the block:

Block Name	BlockMap	BlockMap is	BlockMap Instance Name	BlockMap
	Name	default		Instance Address
sub_block	SUB_MAP	TRUE	reg1_inst	0x20
sub_block	SUB_MAP		reg2_inst	0x24
sub_block	SUB_MAP	·	reg3_inst	0x28

Since we have associated the map SUB_MAP with the block sub_block, the addresses specified in the map will be used rather than those specified in the register definitions. This means that address map would be as follows for Register Assistant UVM:

Address Map:

Physical Address	Hierarchical Name	Width (Bits)	Dimension
0x20	.sub_block.reg1_inst	32	1
0x24	.sub_block.reg2_inst	32	1
0x28	.sub_block.reg3_inst	32	1

If we want to create hierarchy in our address map (perhaps to reuse the block multiple times) we simply instance it in another block:

Block Name	Block Component	Block Instance	Block Instance
	Name	Name	Type
sub_block	reg1	reg1_inst	register
sub_block	reg2	reg2_inst	register
sub_block	reg3	reg3_inst	register
top_block	sub_block	sub_block_inst	block

Here we have instanced block sub_block in a new parent block called top_block and specified the instance type as "block". We also need to make a corresponding map for the new block:

Block Name	BlockMap	BlockMap is	BlockMap Instance Name	BlockMap
	Name	default		Instance Address
sub_block	SUB_MAP	TRUE	reg1_inst	0x20
sub_block	SUB_MAP		reg2_inst	0x24
sub_block	SUB_MAP		reg3_inst	0x28
top_block	TOP_MAP	TRUE	sub_block_inst.SUB_MAP	0x100

In the instance name we have explicitly stated that the instance of sub_block in the block top_block is to use the SUB_MAP map and have specified the instance of the block starts at address "100 hex". Therefore, from the perspective of the TOP_MAP the following overall address map would be as follows for Register Assistant UVM:

Address Map:

Physical Address	Hierarchical Name	Width (Bits)	Dimension
0x100	top_block.sub_block_inst	-	1
0x120	_top_block.sub_block_inst.reg1_inst	32	1
0x124	top_block.sub_block_inst.reg2_inst	32	1
0x128	_top_block.sub_block_inst.reg3_inst	32	1

The offset addresses of the instances within SUB_MAP have been added to the address of the parent map TOP_MAP to show the absolute addresses for the overall design.

Chapter 2 Register Assistant UVM Inputs

Register Assistant UVM receives certain inputs (register definitions and optional block definitions in CSV format), runs a number of checks to verify that the input is correct, and then produces the required output (UVM files).

Importing Data From CSV Files	17
Setting Constraints	21
Auto-Instancing	22

Importing Data From CSV Files

To import CSV files, first you have to prepare the CSV files, which contain register data and optional block data.

To define your register data in CSV files, you have to use the columns described in Table 2-1. Make sure you use the same column names below.

Table 2-1, CSV Columns

Column Name ¹	Description
Register Columns:	
Register Name*	Name of the register.
Register Description	Description for the register.
Register Address*	Address offset for the register.
Register Width*	Width in bits for the register.
Register Access*	Software Access for the register.
Register Reset Value*	Reset value for the register.
Register Constraints	Constraints for the register.
Register Custom Type	Custom register class from which this register can be extended. For example, "my_reg_type".
Field Columns:	
Field Name*	Name of the field.
Field Description	Description of the field.
Field Offset*	Address offset for the field,
Field Width*	Width in bits for the field.

Table 2-1. CSV Columns (cont.)

Column Name ¹	Description
Field Access*	Software Access for the field.
Field Reset Value*	Reset value for the field.
Field is Covered	Indicates whether to generate functional coverage.
Field is Reserved	Indicates if the field is reserved.
Field is Volatile	Indicates if the field is volatile.
Field Constraints	Constraints for the field.
Field Backdoor	Simulator field path name for a given field in the register.
Memory Columns:	
Memory Name*	Name of the memory.
Memory Description	Description of the memory.
Memory Address*	Address offset for the memory.
Memory Range*	Size of the memory.
Memory Width*	Width of the memory,
Memory Access*	Software Access for the memory.
Memory Constraints	Constraints for the memory.
Block Columns:	
Block Name*	Name of the block. Required to create blocks and add children to it.
Block Description	Description of the block.
Block Component Name*	The definition name of the child to be added to the block (register, memory, sub-block, and so on).
Block Coverage	Indicates the coverage type of the block. The default is (UVM_NO_COVERAGE).
Block Backdoor	HDL backdoor path to access the block when used as top block.
Block Instance Name*	The instance name of the child.
Block Instance Type	Type of the instance to add (block, register, memory). The default is "register".
Block Instance Description	Description of the instance.
Block Instance Dimension	Array dimension of the instance. The default is 1.
Block Instance Backdoor	Simulator instance path name for a given instance in the block.

Table 2-1. CSV Columns (cont.)

Column Name ¹	Description
Block Instance No Reg Tests	Disable all register auto-tests.
Block Instance No Reg Access Test	Disable register access auto-test.
Block Instance No Reg Shared Access Test	Disable register shared access auto-test.
Block Instance No Reg Bit Bash Test	Disable register bit bash auto-test.
Block Instance No Reg HW Reset Test	Disable register hardware reset auto-test.
Block Instance No Mem Tests	Disable all memory auto-tests.
Block Instance No Mem Access Test	Disable memory access auto-test.
Block Instance No Mem Shared Access Test	Disable memory shared access auto-test.
Block Instance No Mem Walk Test	Disable memory walk auto-test.
Block Replication Offset	Specifies the overall width for instances of the block if not the exact size of the block (that is, the size of block plus padding).
Block Map Columns:	
BlockMap Name*	Name of the address map within a block.
BlockMap Description	Description of block address map.
BlockMap is default	Indicates whether this is the default address map for the block.
BlockMap Instance Name*	Name of the instance of a component in the block.
BlockMap Instance Address*	Offset address for the given instance.
BlockMap Address Offset	Address offset for the map itself. The default is 0x0.
BlockMap Instance Access	Optional software access for the instance in this map. For example: RW
BlockMap Address Mode	Indicates whether byte addressing or word addressing should be used by Register Assistant UVM.
BlockMap Word Bytes	Number of bytes in a Word. This is used when the generation of word-addressable output is enabled.

Table 2-1. CSV Columns	s (cont.)
------------------------	-----------

Column Name ¹	Description
BlockMap Endian	Indicates the endianness setting.
Project Columns:	
Project Extra Imports	Verilog package/s to import into the generated UVM package. For example: mypkg::*,mypk2::*

^{1.} The asterisk "*" signifies that the column is required.

For information on the supported CSV columns, refer to <*installation_folder*>\ registerassistantuvm\docs\pdfdocs\ $RUVM_reference$ \ $CSV_columns.pdf$. For information on the supported software access modes, refer to <*installation_folder*>\registerassistantuvm\docs\pdfdocs\ $RUVM_reference$ \ $SW_Access_Modes.pdf$.

Note the following regarding the required register columns:

- You only need to specify a Register Address if you are using Auto-Instancing (that is, you are not specifying a BlockMap Instance Address).
- You only need to specify the Register Access and Register Reset Value if you do not have the Field Access and Field Reset Value specified for every field in the register.
- You only need to specify the Field Access if it is different from the Register Access (or if you did not specify the Register Access). Also, you only need to specify the Field Reset Value if you did not specify a Register Reset Value for the register as a whole.

General Notes:

- Column names are case insensitive and also white space insensitive. For example, "register name", "RegisterName", "REGISTER NAME" will all match the column "Register Name".
- When using the Block Instance Backdoor column in the CSV input files, if you want to set a backdoor path for an array with a different path for each instance in the array, you can use the %(DIM) variable.

If used, the following code is generated (in this example the backdoor path is set as "data_small_mem_h_array_%(DIM)_local"):

```
foreach ( small_mem_h[i] ) begin
small_mem_h[i] =
small_mem::type_id::create($psprintf("small_mem_h[%0d]", i));
small_mem_h[i].configure(this, null,
   ($psprintf("data_small_mem_h_array_%0d_local", i)));
small_mem_h[i].build();
end
```

If not used, the following code is generated (in this example the backdoor path is set as "data_small_mem_h_array_local"):

```
foreach ( small_mem_h[i] ) begin
small_mem_h[i] =
small_mem::type_id::create($psprintf("small_mem_h[%0d]", i));
small_mem_h[i].configure(this, null,
"data_small_mem_h_array_local");
small_mem_h[i].build();
end
```

For information on the %(DIM) variable, refer to the UVM Variables table available on <installation_folder>\registerassistantuvm\docs\pdfdocs\RUVM_reference\UVM_Variables.pdf.

- Specifying the software access mode for the register is important to determine the behavior of the register. Note the following:
 - o If the access mode of the register is not detected, Register Assistant UVM will use the default access mode "read-write".
 - You can also specify the access mode for the fields within the registers. Note that if the field's access mode is not specified, Register Assistant UVM will use the value of the register's access mode.
 - o If you do not explicitly define fields within the register in the input files, Register Assistant UVM creates a single field by default in the generated output covering the entire register. This default field takes the same access mode of the register.
- If there is a row in a CSV file that does not have a Register Name or that is completely empty, then the whole row will be ignored by Register Assistant UVM. If only the Register Name is available in the row, then it will be added to the project.
- Before generation, make sure that any instance of any object in the input files has a definition. Otherwise, an error is raised during generation if the definition is missing.
- When defining register input, be informed that Register Assistant UVM defaults the addressable width to 8 bits. So for a 32 bit register width, the addresses increment by 4 Hex. e.g. 00, 04, 08, 0C, and so on.
- The Field Is Reserved property enables you to define reserved fields within the register. Reserved fields accept non-unique field names.

Setting Constraints

You can set constraints on your imported register definitions. For example, you may need to make sure that value "X" related to object "Y" is not greater than "10". These constraints are SystemVerilog constraints.

Any added constraints are inserted in the generated UVM output. Later when running simulation, the simulator takes the constraints in the generated UVM file into consideration to ensure they are fulfilled.

When importing from CSV files, you will be able to apply constraints to fields, registers, and memories. Constraints cannot be applied to blocks or block maps.

Procedure

- 1. Add a column in the CSV file for the required object (registers, fields or memories) using the following default column names respectively: Register Constraints, Field Constraints, or Memory Constraints.
- 2. Write the code of the constraints in the column using SystemVerilog language. This code is added as it is in the generated UVM output later.

For example:

```
constraint my_constraint
{x < 5;}</pre>
```

Constraints can be spread over multiple lines as in the following example:

```
Constraint my_constraint {
   x > 5 ;
   y > 3;
}
```

Auto-Instancing

Auto-Instancing automatically instances registers/memories in a new or existing top-level block and creates a corresponding block map. This provides a rapid way to create the required UVM block structure from a "flat" list of registers and memories. Auto-instancing requires register addresses to be specified with the register/memory definitions.

Procedure

- 1. To automatically create instances, this can be done using one of the following methods:
- 2. Through setting the auto-instancing option in the Register Assistant UVM wizard if you are running Register Assistant UVM in the graphical user interface mode.

```
See "Register Assistant UVM in GUI Mode" on page 57.
```

3. Through using the following command line option when running Register Assistant UVM in batch mode:

```
-autoinstance
```

See "Register Assistant UVM in GUI Mode" on page 57.

- 4. The register/memory instances are created in the top block which is specified either through the Register Assistant UVM wizard if you are using GUI mode (refer to "Register Assistant UVM in GUI Mode" on page 57) or through -block command line option if you are using batch mode (refer to "Using Register Assistant in Batch/Command-Line Mode" on page 61).
- 5. If the block name specified does not exist in the imported definitions, Register Assistant UVM will create a block with the same name in the generated output and make it the top block, and then create instances of the register definitions within that block.

Examples

The following example is an excerpt of UVM output generated for CSV input that only contained the definitions of registers. A new top block my_top_Block is automatically created (this block was not found in the input files) and it contains instances of the imported registers.

```
/* BLOCKS */
//----
// Class: my top Block
//-----
class my top Block extends uvm req block;
`uvm object utils(my top Block)
rand stopwatch value inst stopwatch value; // Current value
rand stopwatch reset value inst stopwatch reset value; // Reset value
rand stopwatch_upper_limit inst_stopwatch_upper_limit; // Upper limit rand stopwatch_lower_limit inst_stopwatch_lower_limit; // Lower limit
rand stopwatch memory inst stopwatch memory; // Memory register
rand stopwatch csr inst stopwatch csr; // Control Status Register
rand stopwatch counter inst stopwatch counter; // Stop Watch Counter
uvm reg map my top Block map;
// Function: new
function new(string name = "my top Block");
super.new(name, UVM NO COVERAGE);
endfunction
// Function: build
virtual function void build();
inst stopwatch value =
stopwatch value::type id::create("inst stopwatch value");
inst stopwatch value.configure(this);
inst stopwatch value.build();
inst stopwatch reset value =
stopwatch reset value::type id::create("inst stopwatch reset value");
inst stopwatch reset value.configure(this);
inst stopwatch reset value.build();
inst stopwatch upper limit =
stopwatch_upper_limit::type_id::create("inst stopwatch upper limit");
inst stopwatch upper limit.configure(this);
inst stopwatch upper limit.build();
inst stopwatch lower limit =
stopwatch lower limit::type id::create("inst stopwatch lower limit");
inst stopwatch lower limit.configure(this);
inst stopwatch lower limit.build();
inst stopwatch memory =
stopwatch_memory::type_id::create("inst stopwatch memory");
inst stopwatch memory.configure(this);
inst_stopwatch_memory.build();
inst stopwatch csr =
stopwatch csr::type id::create("inst stopwatch csr");
inst stopwatch csr.configure(this);
inst stopwatch csr.build();
```

```
inst_stopwatch_counter =
stopwatch_counter::type_id::create("inst_stopwatch_counter");
inst_stopwatch_counter.configure(this);
inst_stopwatch_counter.build();

my_top_Block_map = create_map("my_top_Block_map", 'h0, 4,
UVM_LITTLE_ENDIAN, 1);
default_map = my_top_Block_map;

my_top_Block_map.add_reg(inst_stopwatch_value, 'h0, "RW");
my_top_Block_map.add_reg(inst_stopwatch_reset_value, 'h4, "RW");
my_top_Block_map.add_reg(inst_stopwatch_upper_limit, 'h8, "RW");
my_top_Block_map.add_reg(inst_stopwatch_lower_limit, 'hc, "RW");
my_top_Block_map.add_reg(inst_stopwatch_memory, 'h10, "RW");
my_top_Block_map.add_reg(inst_stopwatch_csr, 'h30, "RW");
lock_model();
endfunction
endclass
```


Chapter 3 Checking Imported Registers

This chapter explains how Register Assistant can apply coherency checks to imported register definitions.

Introduction	27
Default Checks	27

Introduction

After importing the register definition files, Register Assistant UVM automatically performs a number of built-in coherency checks on registers to identify any incorrect data. These checks are used to validate different aspects, such as ensuring that mandatory information on each register is provided.




Default Checks


Register Assistant UVM includes a number of built-in checks that run by default on running the tool.

The following are examples of checks that Register Assistant UVM supplies:

- Important Attributes Checks that mandatory data is provided correctly for the registers such as the Register Name, Register Address Offset and Field Name. This also applies to the Memory Name, Address Offset and Range.
- Address Overlap Checks that no registers in the top level map overlap in addresses. This also applies to memories.
- Reset Values Checks that all registers have valid reset values defined, whether on the
 registers or fields, and that the reset values completely fill the registers. This also applies
 to memories.



- Top Block Availability Checks that at least one top register block is available, and if not found, a failure occurs.
- Unique Names All definition names should be unique: registers, memories, subblocks, and blocks. Within a block or a sub-block, all instance names should be unique. Within a Register, all field names should be unique. Within a register block, all map names should be unique.
- Object Names Checks that instances have valid definitions and that object names are valid strings and valid identifiers.
- Field Value Width Verifies that field values can fit within their defining fields.
- Register Field Access Mismatch Checks that the register access and its field access are compatible. This check fails in the following conditions:
 - o Register RO, field RW or WO
 - Register WO, field RW or RO



The generator runs the checks, but if a violation occurs, the flow does not stop (except with the Top Block Availability check). Any errors are displayed in the log.

Chapter 4 Register Assistant UVM Output

Register Assistant UVM imports the register data provided in CSV files and accordingly generates UVM files.

UVM Output	3
Generated UVM File	
Supporting Coverage Models for Blocks	3
Supporting Coverage Models for Fields	3
Supporting Simple "Quirky" Registers	4
Supporting Back Door Access	4
Word Addressable Output	4
Applying Word Addressing in Register Assistant UVM	

UVM Output

The UVM verification environment is composed of several components, among which is the UVM register package. This package can be automatically generated using Register Assistant UVM. The generated UVM file should contain the description of the imported registers.

To generate the UVM register package, refer to "Register Assistant UVM in GUI Mode" on page 57 for detailed information on the procedure.

Generated UVM File	30
Supporting Coverage Models for Blocks	33
Supporting Coverage Models for Fields	37
Supporting Simple "Quirky" Registers	40
Supporting Back Door Access	41

Generated UVM File

Register Assistant UVM generates a SystemVerilog file containing the description of your registers, memories, blocks as extracted from the imported source.

F	0	r	m	а	f

The UVM file is basically composed of several sections as shown in the following figure:

Figure 4-1. UVM Output

```
package sw_pkg_uvm;
                                                    Defining the
   import uvm_pkg::*;
`include "uvm_macros.svh"
                                                 Register Package
   class stopwatch_lower_limit extends uvm_reg;
                                                                    Defining Register
        uvm_object_utils(stopwatch_lower_limit)
       rand uvm_reg_field F;
// Function: new
                                                                         Objects
        function new(string name = "stopwatch_lower_limit");
           super.new(name, 32, UVM_NO_COVERAGE);
       endfunction
       // Function: build
virtual function void build();
          F = uvm_reg_field::type_id::create("F");
F.configure(this, 32, 0, "RW", 1, 32'h00000000, 1, 1, 1);
       endfunction
   endclass
                                                                Defining Register
                                                                Blocks and Register
   class sw_sub_block extends uvm_req_block;
                                                                    Hierarchy
        uvm_object_utils(sw_sub_block)
       rand stopwatch_value stopwatch_value_reg; // Value instance
       rand stopwatch_reset_value stopwatch_reset_value_reg; // Reset Value
       rand stopwatch_memory stopwatch_memory_reg[8]; // MEM instances
       uvm_reg_map SW_MAP; // SW sub block map
   endclass
   class sw_top_block extends uvm_reg_block;
        uvm_object_utils(sw_top_block)
       sw_sub_block sw1; // Block1 instance 1
sw_sub_block sw2; // Block1 instance 2
       rand stopwatch_counter vreg1; // Counter instance 1 rand stopwatch_counter vreg2; // Counter instance 2
       my_mem mem1; // Memory instance
uvm_reg_map SW_MAP2; // SW top block map
       // Function: build
       virtual function void build();
           sw1 = sw_sub_block::type_id::create("sw1");
           sw1.configure(this);
           sw1.build();
          vreg1 = stopwatch_counter::type_id::create("vreg1");
vreg1.configure(this, null, "f_vreg1");
vreg1.build();
           SW_MAP2 = create_map("SW_MAP2", 'h0, 4, UVM_LITTLE_ENDIAN);
           default_map = SW_MAP2;
           SW_MAP2.add_submap(sw1.5W_MAP, 32'h00001000);
           SW_MAP2.add_reg(vreg1, 32'h00003000, "RW");
           uvm_resource_db #(bit)::set({"REG::", this.vreq1.get_full_name()}
           lock_model();
       endfunction
   endclass
endpackage
```

- **Defining the Register Package** Contains the definition of the register package and the required imports.
- **Defining Register Objects** Contains the definitions of registers.

Registers are defined by extending the class uvm_reg or the alternative base class specified using the Register Custom Type CSV column.

```
class stopwatch csr extends uvm reg;
```

Subsequently, fields are defined within the register, constructors are created determining the name and size of the register and whether it has coverage or not, a build method is implemented to actually create the instances in the class, and then each field is configured using a configure method.

This is repeated for each register.

• **Defining Register Blocks and Register Hierarchy** — Contains the definitions of register blocks. It also contains the register hierarchy and the block maps.

This section defines sub-blocks by extending from the uvm_reg_block class. In this section, an instance is created for each register or memory in the block.

Example

Refer to "UVM Output Example" on page 63 to view an example UVM register package generated by Register Assistant UVM.

Supporting Coverage Models for Blocks

Register Assistant UVM enables you to generate coverage models within the UVM register package. You can specifically generate coverage models for instances in a block.

Register Assistant also supports UVM field coverage; refer to "Supporting Coverage Models for Fields" on page 37 for information.

To generate coverage models for blocks, you have to set the coverage type in your input files. This is achieved by doing the following:

- 1. In the CSV files which contain your register definitions, make sure you have a column in your blocks file titled "Block Coverage".
- 2. Use the value of this column to specify the coverage type identifier. The only supported identifier is "UVM_CVR_ADDR_MAP". This identifier checks the addresses read or written in a block map. If you use any other value, then this is interpreted as no coverage required, that is, it will be interpreted as "UVM_NO_COVERAGE".

By setting the coverage option in your input files, the generated UVM register package will include a new defined class called <block name_coverage>. This class will be instantiated

within the class of the block itself, and the instance will be called within the "sample" and "build" methods. See the following generated UVM register package example.

Example

The following generated code excerpt shows an example of a block and its corresponding coverage class.

```
// Class: sw_sub_block_SW MAP coverage
  // Coverage for the 'SW MAP' in 'sw sub block'
  class sw sub block SW MAP coverage extends uvm object;
     `uvm object utils(sw sub block SW MAP coverage)
     covergroup ra cov(string name) with function sample(uvm reg addr t
addr, bit is_read);
        option.per instance = 1;
        option.name = name;
        ADDR: coverpoint addr {
           bins stopwatch value reg = { 'h4};
           bins stopwatch_reset_value_reg = {'h8};
           bins stopwatch_upper_limit_reg = {'hc};
           bins stopwatch lower limit reg = {'h10};
           bins stopwatch_csr_reg = { h14};
           bins stopwatch_memory_reg[8] = { 'h34,
                                        'h3c,
                                        'h40,
                                        'h44.
                                        'h48,
                                        'h4c,
                                        'h50};
        }
        RW: coverpoint is read {
          bins RD = \{1\};
           bins WR = \{0\};
        ACCESS: cross ADDR, RW;
     endgroup: ra cov
     function new(string name = "sw sub block SW MAP coverage");
        ra cov = new(name);
     endfunction: new
     function void sample(uvm reg addr t offset, bit is read);
        ra cov.sample(offset, is read);
     endfunction: sample
  endclass: sw sub block SW MAP coverage
  //-----
  // Class: sw sub block
  // Sub block for the stopwatch design
  class sw sub block extends uvm reg block;
```

```
`uvm object utils(sw sub block)
      rand stopwatch value stopwatch value reg; // Value instance
     rand stopwatch reset value stopwatch reset value reg; // Reset Value
instance
     rand stopwatch upper limit stopwatch upper limit req; // Upper Limit
instance
     rand stopwatch lower limit stopwatch_lower_limit_reg; // Lower Limit
instance
      rand stopwatch csr stopwatch csr reg; // CSR instance
      rand stopwatch memory stopwatch memory req[8]; // MEM instances
      uvm reg map SW MAP; // SW sub block map
      sw sub block SW MAP coverage SW MAP cg;
      // Function: new
      //
      function new(string name = "sw sub block");
         super.new(name, build coverage(UVM CVR ALL));
      endfunction
      // Function: build
      //
      virtual function void build();
         if(has_coverage(UVM_CVR_ADDR MAP)) begin
            SW MAP cg =
sw sub block SW MAP coverage::type id::create("SW MAP cq");
            void'(set coverage(UVM CVR ADDR MAP));
         end
         stopwatch value reg =
stopwatch value::type id::create("stopwatch value reg");
         stopwatch value reg.configure(this);
         stopwatch value reg.build();
         stopwatch reset value reg =
stopwatch reset value::type id::create("stopwatch reset value reg");
         stopwatch reset value reg.configure(this);
         stopwatch reset value req.build();
         stopwatch upper limit reg =
stopwatch upper limit::type id::create("stopwatch upper limit reg");
         stopwatch upper limit reg.configure(this);
         stopwatch upper limit reg.build();
         stopwatch lower limit reg =
stopwatch lower limit::type id::create("stopwatch lower limit req");
         stopwatch_lower_limit_reg.configure(this);
         stopwatch lower limit reg.build();
         stopwatch csr req =
stopwatch_csr::type_id::create("stopwatch csr req");
         stopwatch csr reg.configure(this);
         stopwatch csr reg.build();
         foreach ( stopwatch memory reg[i] ) begin
```

```
stopwatch memory reg[i] =
stopwatch memory::type id::create($psprintf("stopwatch memory reg[%0d]",
i));
            stopwatch memory reg[i].configure(this, null,
($psprintf("f stopwatch memory req %0d", i)));
            stopwatch memory reg[i].build();
         SW MAP = create map("SW MAP", 'h0, 4, UVM LITTLE ENDIAN, 1);
         default map = SW MAP;
         SW MAP.add reg(stopwatch value reg, 'h4, "RW");
         SW_MAP.add_reg(stopwatch_reset_value_reg, 'h8, "RW");
         SW_MAP.add_reg(stopwatch_upper_limit_reg, 'hc, "RW");
         SW_MAP.add_reg(stopwatch_lower_limit_reg, 'h10, "RW");
         SW MAP.add reg(stopwatch csr reg, 'h14, "RW");
         foreach(stopwatch memory reg[i]) begin
            SW MAP.add reg(stopwatch memory reg[i], (i * ('h4)) + ('h34),
"RW");
         end
         lock model();
      endfunction
      // Function: sample
     function void sample(uvm reg_addr_t offset, bit is_read, uvm_reg_map
map);
         if (get coverage (UVM CVR ADDR MAP)) begin
            if(map.get name() == "SW MAP") begin
               SW MAP cg.sample(offset, is read);
            end
         end
      endfunction: sample
   endclass
```

See "UVM Output Example" on page 63 to view the full example.

Supporting Coverage Models for Fields

Register Assistant UVM enables you to generate coverage for UVM register fields. Using this feature, you can easily map OVM designs with field coverage properties to the UVM related behavior.

Procedure

- 1. To generate coverage models for fields:
- 2. Add an optional "Field is Covered" column to your CSV input files.

Note
The default value for the "Field is Covered" column is FALSE. This indicates that the default Register Assistant UVM behavior is not to generate coverage information for register fields.
Set the column value to TRUE for fields that requires coverage.
Note
If you set the "Field is Covered" column value to TRUE for a reserved field, Register Assistant UVM issues a warning message during generation.

Examples

3.

In this example, register "stopwatch_csr" fields "stride", "updown", "upper_limit_reached" and "lower_limit_reached" are to be covered. We therefore, set the "Field is Covered" flag value to TRUE for each of these fields in the CSV input file.

Register Name	Register Address	Register Width	Register Access	Register Reset	Field Name			Field Access			Field is Reserved
				Value					Value		
stopwatch_value	0x0	32	RW	0x0							
stopwatch_reset_value	0x04	32	RW	0x0							
stopwatch_upper_limit	0x08	32	RW	0x0							
stopwatch_lower_limit	0x0C	32	RW	0x0							
stopwatch_memory	0x010	32	RW	0x0							
stopwatch_csr	0x030	32	RW	0x0	padding	7	25	RO	0x0	FALSE	TRUE
stopwatch_csr	0x030	32	RW	0x0	stride	3	4	RW	0x0	TRUE	
stopwatch_csr	0x030	32	RW	0x0	updown	2	1	RW	0x0	TRUE	
stopwatch_csr	0x030	32	RW	0x0	upper_limit_reached	1	1	RO	0x0	TRUE	
stopwatch_csr	0x030	32	RW	0x0	lower_limit_reached	0	1	RO	0x0	TRUE	
stopwatch_counter	0x034	32	RW	0x0							

Examine the generated code for the Control Status Register and note the field coverage code added.

By setting the field coverage option in your input files, the generated UVM register package will create a single covergroup called "cg_vals". For each non-reserved field whose "Field is Covered" flag is TRUE, a coverpoint with the name of the field is created.

In the function "new", the coverage is set to UVM_CVR_FIELD_VALS and the covergroup is constructed.

```
// Function: new
//
function new(string name = "stopwatch_csr");
   super.new(name, 32, build_coverage(UVM_CVR_FIELD_VALS));
   add_coverage(build_coverage(UVM_CVR_FIELD_VALS))
   if(has_coverage(UVM_CVR_FIELD_VALS)) begin
      cg_vals = new();
endfunction
```

A function "sample_values" is created to check whether the coverage is set to UVM_CVR_FIELD_VALS and accordingly call the "sample" method for the created covergroup.

```
// Function: sample values
      virtual function void sample values();
         super.sample values();
         if (get coverage(UVM CVR FIELD VALS))
            cg vals.sample();
      endfunction
      // Function: build
      virtual function void build();
         padding = uvm reg field::type id::create("padding");
         stride = uvm reg field::type id::create("stride");
         updown = uvm reg field::type id::create("updown");
         upper_limit_reached =
uvm reg field::type id::create("upper limit reached");
         lower limit reached =
uvm reg field::type id::create("lower limit reached");
         padding.configure(this, 25, 7, "RW", 0, 25'b0, 1, 0, 0);
         stride.configure(this, 4, 3, "RW", 0, 4'h0, 1, 1, 0);
         updown.configure(this, 1, 2, "RW", 0, 1'b0, 1, 1, 0);
        upper limit reached.configure(this, 1, 1, "RO", 0, 1'b0, 1, 0, 0);
        lower limit reached.configure(this, 1, 0, "RO", 0, 1'b0, 1, 0, 0);
      endfunction
   endclass
```

Supporting Simple "Quirky" Registers

When generating the UVM register package, Register Assistant UVM depends on built-in packages to describe the registers. For example, when defining registers, Register Assistant UVM extends from the class uvm_reg available in its built-in package uvm_pkg. Through the support of "quirky" (custom) registers, you can rely on user-defined packages and, hence, extend from your own user-defined register classes.

This feature can be useful, for example, when you want to use a new access mode other than those available in Register Assistant's package, so you will be able to define this access mode in your own quirky register class. This is applicable to any other register properties you need to customize.

Procedure

- 1. To use quirky registers, you need to write the definition of your quirky register class in a package, and then you should do the following:
- 2. On the project level, add a CSV column for the import statement of your package. This is done through the column titled "Project Extra Imports".
- 3. On the register level, add a CSV column to specify the corresponding user-defined register class which you will use to extend the register. This is done through the column titled "Register Custom Type".

Examples

The "Project Extra Imports" column is added in the CSV input file and given the value mypkg::*,pkg2::*. Hence, Register Assistant UVM adds the following imports at the beginning of the generated output:

```
import mypkg::*;
import pkg2::*;
```

At the same time, the "Register Custom Type" column is added in the CSV input file and given the value my_custom_reg, specifically on the row of the register titled stopwatch_counter.

Hence, Register Assistant UVM extends from the class my_custom_reg for the register stopwatch_counter only (instead of extending from uvm_reg) as follows:

```
//-----
  // Class: stopwatch counter
  // Stop Watch Counter
  class stopwatch_counter extends my_custom_reg;
     `uvm object utils(stopwatch counter)
     rand uvm reg field F;
// Function: new
     function new(string name = "stopwatch counter");
        super.new(name, 32, UVM NO COVERAGE);
     endfunction
// Function: build
     virtual function void build();
        F = uvm reg field::type id::create("F");
        F.configure(this, 32, 0, "RW", 1, 32'h00000000, 1, 1, 1);
     endfunction
  endclass
```

Supporting Back Door Access

The UVM generator allows you to access registers through the regular bus cycles ("front door") or directly via the hierarchical pathname used in the target simulator ("back door"). This backdoor approach allows registers/memories to be read and written in zero simulator time and, therefore, allows the registers/memories in the system being simulated to be put into a known state much faster than by performing the appropriate bus cycles.

It also enables the reading of the register/memory values by the testbench without moving simulator time forward and potentially changing the system state.

For maximum reuse, it is recommended to specify just the path segment for each level in the design hierarchy although you can specify multiple levels of the path to a given object if required.

Register Assistant UVM allows you to specify backdoor paths for blocks, instances within blocks (registers, memories or other blocks), and fields within registers.

Procedure

- 1. You can specify backdoor paths through your CSV input files by doing the following:
 - If you have multiple fields within your registers, add the "Field Backdoor" column in the CSV file describing your registers. You can use this column to specify the backdoor path for each field.
 - In the CSV file describing your blocks, add the "Block Backdoor" and "Block Instance Backdoor" columns. These columns allow you to specify the simulation backdoor path for the block and for a given instance (register, memory or sub-block) within a block respectively.
- 2. Refer to the following example for further details.

Examples

Consider the following example CSV input files and the resulting UVM generated output.

Input:

The CSV definition file for registers is as follows:

Figure 4-2. Register Description.

Register	Register	Register	Field Name	Field	Field	Field	Field Backdoor
Name	Address	Width		Offset	Width	IsReserved	
status_reg	0x0	16	ctrl_bit	0	1		ctrl_bit_status_reg_h_local
status_reg			other_field	1	2		other_field_status_reg_h_local
status_reg			reserved	3	13	TRUE	
RegA	0x2	16	regAfield1	0	8		regAfield1_RegA_h_local
RegA			regAfield2	8	8		regAfield2_RegA_h_local
RegB	0x4	16	myField	0	16		
small_mem	0x10	16	field1	0	8		field1_small_mem_h
small_mem			field2	8	8		field2_small_mem_h

In this file, note the added column titled "Field Backdoor". It contains the backdoor path on the level of each field.

The CSV definition file for blocks is as follows:

Figure 4-3. Block Description

Block Name	Block	Block Block Instance		Block	Block	Block Instance Backdoor
	Backdoor	Component	Name Instance Instan		Instance	
		Name		Dimension	Туре	
reg_block	top.dut	status_reg	status_reg_h		register	%(FIELDS)
reg_block		sub_block	sub_block_inst		block	sub_block_inst
reg_block		RegB	RegB_h		register	myField_RegB_h_local
reg_block		small_mem	small_mem_h	8	register	%(FIELDS)_array_%(DIM)_local
sub_block		RegA	RegA_h		register	%(FIELDS)

In this file, note the "Block Backdoor" and "Block Instance Backdoor" columns. The "Block Backdoor" column indicates the simulator path for a specific block. The "Block Instance Backdoor" column indicates the path or path segment for a given instance (register, memory or sub-block) within a block.

Note the following:

- You can leave a cell empty which indicates that no backdoor path is required.
- You can directly specify a backdoor path.
- You can use the %(FIELDS) variable which indicates that a backdoor path is required and that the tool can use the field paths specified for the field in the "Field Backdoor" column (see Figure 4-2 and Figure 4-3).
- If the block instance has an array, you can use the variable %(DIM) to refer to each instance of the expanded array. For example, you can enter the following value in the cell: %(FIELDS)_array_%(DIM)_local

The overall backdoor path to a given instance (sub-block, register or memory) is determined during simulation by concatenating the paths for each level. In the above example, the path to the last register in the instance array would be:

top.dut.field1_small_mem_h_array_7_local

See the Output section below for more details.

_Note

For arrays of instances, the %(DIM) variable can be combined with the %(FIELDS) in order to create the appropriate backdoor path expression.

For information on the %(DIM) and %(FIELDS) variables, refer to the UVM Variables table available on *<installation_folder>\registerassistantuvm\docs\pdfdocs\ RUVM_reference\UVM_Variables.pdf.*

Output:

The UVM output generated by Register Assistant UVM will be affected by your backdoor access definitions as follows:

For the "Field Backdoor", the generated UVM output requires a "slice" to be specified for each register field along with its bit offset and width, which are provided through the field definition. By adding the "Field Backdoor" path, the information can be used for any instance of that register simply by adding the %(FIELDS) variable for the "Block Instance Backdoor".

In the generated UVM, the HDL path argument in the "configure" method is left blank and add_hdl_path_slice statements are added for each field as follows:

```
<reg_inst>.add_hdl_path_slice("<field_path", offset, width, 0,
<kind>);
```

```
status_reg_h = status_reg::type_id::create("status_reg_h");
status_reg_h.configure(this, null, "");
status_reg_h.add_hdl_path_slice("other_field_status_reg_h_local", 1, 2);
status_reg_h.add_hdl_path_slice("ctrl_bit_status_reg_h_local", 0, 1);
status_reg_h.build();
```

• The "Block Backdoor" is typically used for the top-level block (see the example in Figure 4-3) and would contain the hierarchy path from the simulator root down to the top-level block, for example "top.dut". Depending on the hierarchical structure of the design, "Block Backdoor" may be left blank for lower-level blocks.

In the example, reg_block is the top-level block. Therefore, the "Block Backdoor" path is specified as "top.dut".

The path is added for the block instance as follows:

```
virtual function void build();
add_hdl_path("top.dut");
```

- For the "Block Instance Backdoor", there are several cases according to which the output will be affected:
 - a. Register Instance without Fields:

In case of a register without fields (or when there is only one field spanning the register width), the path is the name of the register signal being assigned within the flip-flop "always" block, not the label of the "always" block which may be shown in the simulator hierarchy window.

The path is added into the "configure" statement for the block instance as follows:

```
RegB_h = RegB::type_id::create("RegB_h");
RegB_h.configure(this, null,
RegB_h.build();
```

b. Register Instance with Fields:

If a "Block Instance Backdoor" path is required for a register instance containing fields, the information specified in the field definitions will be automatically inserted if you enter the %(FIELDS) variable for the "Block Instance Backdoor" column. See Figure 4-3.

c. Array of Registers:

For an array of register instances, the system variable %(DIM) can be used in the path name. For example: data_small_mem_h_array_%(DIM)_local

This will be automatically expanded in the generated UVM as follows:

```
foreach ( small_mem_h[i] ) begin
    small_mem_h[i] = small_mem::type_id::create($psprintf("small_mem_h[%0d]", i));
    small_mem_h[i].configure(this, null, "");
    small mem h[i].add_hdl_path_slice(($psprintf("field2_small_mem_h_array_%0d_local", i)), 8, 8);
    small mem h[i].add hdl path slice(($psprintf("field1 small mem h array %0d local", i)), 0, 8);
    small_mem_h[i].build();
end
```

d. Sub-block Instance:

The path for a sub-block instance (if required) is the instance name in the block, in the current example it is called sub_block. In the generated UVM output, this would appear in the "configure" statement as follows:

```
sub_block_inst = sub_block::type_id::create("sub_block_inst");
sub_block_inst.configure(this, "sub_block_inst");
sub_block_inst.build();
```

• Following the above example, the resulting UVM backdoor paths used in the simulator would be as follows:

```
/top.dut.other field status reg h local
/top.dut.ctrl bit status reg h local
/top.dut.myField ReqB h local
/top.dut.field2 small mem h array 0 local
/top.dut.field1_small_mem_h_array_0_local
/top.dut.field2_small_mem_h_array_1_local
/top.dut.field1_small_mem_h_array_1_local
/top.dut.field2 small mem h array 2 local
/top.dut.field1 small mem h array 2 local
/top.dut.field2 small mem h array 3 local
/top.dut.field1 small mem h array 3 local
/top.dut.field2 small mem h array 4 local
/top.dut.field1 small mem h array 4 local
/top.dut.field2 small mem h array 5 local
/top.dut.field1 small mem h array 5 local
/top.dut.field2 small mem h array 6 local
/top.dut.field1_small_mem_h_array_6_local
/top.dut.field2_small_mem_h_array_7_local
/top.dut.field1_small_mem_h_array_7_local
/top.dut.sub_block_inst.regAfield2 RegA h local
/top.dut.sub block inst.regAfield1 RegA h local
```

Word Addressable Output

By default, Register Assistant UVM assumes all addresses in your register definition files are byte-addressable and generates any output accordingly. In addition to byte addressing, Register Assistant UVM also supports word addressing; you have the ability to control the address mode in your input files to be word-based, thus affecting address representation in the generated output.

To elaborate on the difference between byte and word addressing, a byte is regarded as 8 bits, whereas a word is typically the address width of the processor, for example, 8, 16, 32, 64, or 128 bits. When expressed as a multiple of bytes, a 32-bit address bus consists of 4 bytes, which is the quotient of 32 divided by 8. Similarly, a 64-bit bus consists of 8 bytes, which is the quotient of 64 divided by 8.

In the default byte addressing mode, Register Assistant UVM assumes that all addresses are 1 byte (8 bits) apart. Hence, for a 32-bit bus, each entry in the address maps is 4 bytes apart, which means that address values increment by 4 to access the start of the next register. For example, the first register might be at address 0x0, the second at 0x4, the third at 0x8 and so on.

In the word addressing mode, address values simply increment by 1 word each time given that the word size is defined as multiples of 8-bit bytes. Using the 32-bit bus example, the first register might be at address 0x0, the second at 0x1, the third at 0x2 and so on.

See the following table:

Table 4-1. Byte versus Word Addressing

Word	Word #1			Word #2			Word #3					
Byte Addressing	0	1	2	3	4	5	6	7	8	9	10	11
Word Addressing	0				1				2			

As shown in the table, for byte addressing, the first word starts at address 0x0, the second word at address 0x4, whereas for word addressing (in this 32-bit example) all 4 bytes of the first word are at address 0x0, all 4 bytes for the second word at 0x1 and so on.

Applying Word Addressing in Register Assistant UVM

This section describes how you can control the addressing mode in Register Assistant UVM so it would be based on word addressing, rather than the default byte addressing.

Procedure

1. Define your register definitions in CSV format.

2. Set the word addressing feature on the block map level by adding the following columns in your CSV input files:

Table 4-2. Word Addressability CSV Columns

CSV Column Name	Value	Description
BlockMap Address Mode	Byte Word	Set the value to Word. Note that the default value is "Byte".
BlockMap Word Bytes	Decimal Number	Specify the number of bytes in a word. The default value is "4".

For more information, refer to the CSV Columns table available on <installation_folder>\registerassistantuvm\docs\pdfdocs\RUVM_reference\CSV_columns.pdf.





- Byte addressing is the default addressing mode unless you explicitly set word addressing.
- You have the ability to specify the endianness using the BlockMap Endian column.
- 3. Run Register Assistant UVM. For more information, refer to "Register Assistant UVM in GUI Mode" on page 57 or "Using Register Assistant in Batch/Command-Line Mode" on page 61.

Results

Having set the word addressing mode, the following aspects will be affected on running Register Assistant UVM:

- The calculation of block sizes.
- The calculation of addresses of instances within instance arrays.
- The Address Overlap check will take word addressing into account. Refer to "Default Checks" on page 27 for further information on this check.

Examples

The following is a CSV blockmap definition file in which the addressing mode is set as "Word" in the BlockMap Address Mode column, the number of bytes in a word is set as "4" in the

BlockMap Word Bytes column, the endianness is set as "UVM_BIG_ENDIAN" in the BlockMap Endian column.

Block Name	BlockMap	BlockMap	BlockMap	BlockMap Instance Name	BlockMap	BlockMap	BlockMap	BlockMap	BlockMap Endian
	Name	Description	is default		Instance	Instance	Word	Address	
					Address	Access	Bytes	Mode	
sw_top_block	TOP_MAP	SW top bloc	TRUE	sw1.SUB_MAP1	0x1000	RW	4	WORD	UVM_BIG_ENDIAN
sw_top_block	TOP_MAP			sw2.SUB_MAP1	0x2000	RW			
sw_top_block	TOP_MAP			vreg1	0x3000	RW			
sw_top_block	TOP_MAP			vreg2	0x3001	RW			
sw_top_block	TOP_MAP			vreg3	0x3002	RW			
sw_top_block	TOP_MAP			my_reg1	0x3003	RW			
sw_top_block	TOP_MAP			mem1	0x3004	RW			
sw_sub_block	SUB_MAP1	SW sub blo	TRUE	stopwatch_value_reg	0x0	RW	4	WORD	UVM_BIG_ENDIAN
sw_sub_block	SUB_MAP1			stopwatch_reset_value_reg	0x1	RW			
sw_sub_block	SUB_MAP1			stopwatch_upper_limit_reg	0x2	RW			
sw_sub_block	SUB_MAP1			stopwatch_lower_limit_reg	0x3	RW			
sw_sub_block	SUB_MAP1			stopwatch_csr_reg	0x4	RW			
sw_sub_block	SUB_MAP1			stopwatch_memory_reg	0x5	RW			

The following are excerpts of a UVM output example generated for the above inputs. To view the full example, refer to "UVM Word Addressable Output Example" on page 73.

- In the following UVM code snippet, note the create_map() method which is affected by the word addressability settings in the CSV input files. This method allows the creation of an address map in a block. The arguments of this method are:
 - o name The name of the address map.
 - o base_addr The base address for the address map.
 - o n_bytes The byte-width of the bus on which the map is used. This is related to the UVM parameter uvmgen.N_BYTES as will be explained later.
 - o endian The endianness setting. This is based on the value of the BlockMap Endian column as will be explained later.
 - o byte_addressing The addressing mode. The value "0" indicates word addressing, and "1" indicates byte addressing.

Note the usage of the endianness setting, which is already defined in the BlockMap Endian column in the CSV input, as an argument in the create_map() method in the following code snippet.

```
// Function: build
      //
      virtual function void build();
         if (has coverage (UVM CVR ADDR MAP)) begin
            SUB MAP1 cq =
sw sub block SUB MAP1 coverage::type id::create("SUB MAP1 cq");
           SUB MAP1 cg.ra cov.set inst name(this.get full name());
            void'(set coverage(UVM CVR ADDR MAP));
         stopwatch value reg =
stopwatch_value::type id::create("stopwatch value req");
         stopwatch value reg.configure(this);
         stopwatch value reg.build();
         stopwatch reset value reg =
stopwatch reset value::type id::create("stopwatch reset value req")
         stopwatch reset value req.configure(this);
         stopwatch reset value reg.build();
         stopwatch upper limit reg =
stopwatch upper limit::type id::create("stopwatch upper limit req")
         stopwatch upper limit reg.configure(this);
         stopwatch upper limit reg.build();
         stopwatch lower limit reg =
stopwatch lower limit::type id::create("stopwatch lower limit reg")
         stopwatch lower limit reg.configure(this);
         stopwatch lower limit reg.build();
         stopwatch csr reg =
stopwatch csr::type id::create("stopwatch csr req");
         stopwatch_csr_reg.configure(this);
         stopwatch csr reg.build();
         foreach ( stopwatch_memory_reg[i] ) begin
            stopwatch memory reg[i] =
stopwatch memory::type id::create($psprintf("stopwatch memory req[%
0d] ", i));
            stopwatch memory_reg[i].configure(this);
            stopwatch memory reg[i].build();
         end
         SUB MAP1 = create map("SUB MAP1", 'h0, 4, UVM BIG ENDIAN,
0);
         default map = SUB MAP1;
         SUB MAP1.add reg(stopwatch value reg, 'h0, "RW");
         SUB MAP1.add reg(stopwatch reset value reg, 'h1, "RW");
         SUB MAP1.add reg(stopwatch upper limit reg, 'h2, "RW");
         SUB_MAP1.add_reg(stopwatch_lower_limit_reg, 'h3, "RW");
         SUB MAP1.add reg(stopwatch csr reg, 'h4, "RW");
         foreach(stopwatch memory reg[i]) begin
           SUB MAP1.add reg(stopwatch memory reg[i], (i * ('h1)) +
('h5), "RW");
```

end

It is also important to note that the parameter uvmgen.N_BYTES can be used in the CSV input files to define the word size of the bus to which the address map is associated. The value of this parameter, which should be specified in terms of bytes, is used as an argument by the create_map() method. As shown in the above example, the size is "4" bytes.

If this parameter is not specified or if its value is invalid (not a positive integer), then Register Assistant UVM calculates the value automatically and a warning is raised as shown in the following example:

Warning: Map 'SW_MAP2' has parameter 'uvmgen.N_BYTES' set to invalid value 'x'. Only positive integers are allowed. Using automatically calculated value '4' instead.

For more information on this parameter, refer to the UVM Parameters table available on <installation_folder>\registerassistantuvm\docs\pdfdocs\RUVM_reference\UVM Parameters.pdf.

- In the above UVM code snippet, the word addressing settings also impacts the "foreach" loop in the calculation of the address increments in the second parameter.
- Another item in the generated code affected by the word addressing mode is covergroups. The following code snippet shows Register Assistant UVM's automatic calculation of instance array addresses in coverpoints.

```
/* BLOCKS */
  //-----
  // Class: sw sub block SUB MAP1 coverage
  // Coverage for the 'SUB MAP1' in 'sw sub block'
  class sw sub block SUB MAP1 coverage extends uvm object;
      `uvm object utils(sw sub block SUB MAP1 coverage)
     covergroup ra_cov(string name) with function
sample(uvm reg addr t addr, bit is read);
        option.per instance = 1;
        option.name = name;
        ADDR: coverpoint addr {
           bins stopwatch value reg = {'h0};
           bins stopwatch reset value reg = {'h1};
           bins stopwatch_upper_limit_reg = {'h2};
           bins stopwatch lower limit reg = {'h3};
           bins stopwatch_csr_reg = {'h4};
           bins stopwatch memory reg[8] = { 'h5,
                                           'h7.
                                           'h8,
                                           'h9,
                                           'ha,
                                           'hb,
                                           'hc};
        }
        RW: coverpoint is read {
           bins RD = \{1\};
           bins WR = \{0\};
        ACCESS: cross ADDR, RW;
     endgroup: ra cov
     function new(string name = "sw sub block SUB MAP1 coverage");
        ra cov = new(name);
     endfunction: new
     function void sample (uvm reg addr t offset, bit is read);
        ra cov.sample(offset, is read);
     endfunction: sample
   endclass: sw sub block SUB MAP1 coverage
```

Related Topics

Word Addressable Output

Chapter 5 Customization

Parameters

Register Assistant UVM provides a set of predefined parameters you can use with the UVM generator. These parameters enable you to pass to the tool's generator extra information that affect the output.

For example, when generating UVM output, you can use certain parameters to specify your own user-defined packages and force certain registers to extend from classes in these packages (such registers are referred to as quirky registers).

Register Assistant UVM supports a list of fixed parameters each performing a certain function. Refer to the UVM Parameters table available on <installation_folder>\registerassistantuvm\ docs\pdfdocs\RUVM_reference\UVM_Parameters.pdf to view the full list of supported parameters. The UVM Parameters table contains the description of each parameter, the scope to which the parameter applies, and other information. Each parameter can be applied to objects within a certain scope such as registers, memories, and projects.

To use parameters, you have to set them in the register in the CSV input files.

Using Parameters

You can use the parameters feature by adding the required parameters in your CSV input files.

To use parameters in CSV files, you have to add the following columns:

- <Object> Parameter Name
- <Object> Parameter Value
- <Object> Parameter Description

See the following example which shows the use of parameters to define quirky registers. The quirky registers feature enables you to force certain registers to extend from user-defined

packages rather than built-in packages when generating UVM output. The following columns are added in the CSV files:

Table 5-1. Parameters — Example

Project Parameter Name	Project Parameter Value	Project Parameter Description		
uvmgen.EXTRA_IMPORTS	mypkg::* pkg2::*	Extra imports		

The example above sets the parameter "uvmgen.EXTRA_IMPORTS" which signifies that you will define your own imports in the generated UVM register package as follows:

```
// Extra imports
import mypkg::*;
import pkg2::*;
```

In addition to the above columns, you need to add the following columns and place values on the same line of the register(s) that should extend from alternative parents:

Table 5-2. Parameters — Example (Continued)

Register Parameter Name	Register Parameter Value	Register Parameter Description
uvmgen.ALT_PARENT	my_custom_reg	Alternative parent for this register.

In this example, the parameter "uvmgen.ALT_PARENT" is set and given a certain value which is the actual name of the alternative parent. For example, if the above values are placed on the same line of "Register_X", then in the generated UVM output, this register will extend from the class my_custom_reg instead of extending from the built-in class uvm_reg.

To view a list of the supported UVM parameters, refer to <installation_folder>\
registerassistantuvm\docs\pdfdocs\RUVM_reference\UVM_Parameters.pdf. Register Assistant
UVM provides specific CSV columns that can substitute the use of parameters; refer to
<installation_folder>\registerassistantuvm\docs\pdfdocs\RUVM_reference\CSV_columns.pdf
for information on the CSV columns equivalent to the UVM parameters.

In addition, you can refer to "Supporting Simple "Quirky" Registers" on page 40 for more information on quirky registers and how they can be defined using specific CSV columns rather than parameters.

Note



• The parameters common among a number of blocks can be defined only once on the project level. That is to say, if you have a set of parameters with the same set of values,

- you can define them only once on the project level rather than defining them on the level of each block separately.
- Generally, you can add parameters in the CSV files containing the register definitions or the block definitions. The same also applies to project parameters, but it should be noted that if you are adding project parameters in a separate CSV file, you will need to add a dummy "Block Name" column in that file.

Chapter 6 Register Assistant UVM in GUI Mode

Register Assistant UVM can be used either in batch mode or in GUI (graphical user interface) mode.

For information on how to use Register Assistant UVM in batch mode, refer to "Using Register Assistant in Batch/Command-Line Mode" on page 61.

This chapters explains how you can use Register Assistant UVM in GUI mode.

Using Register Assistant UVM in GUI Mode 57

Using Register Assistant UVM in GUI Mode

This procedure invokes the Register Assistant UVM in GUI mode. You can change settings in the Register Assistant UVM wizard.

Procedure

1. To invoke the tool as a graphical interface, enter the following command:

```
vreguvm -gui [-uvmout <output file path>]
```

Optionally, you can specify the path to save the generated UVM file using the uvmout switch as shown above. If this path is not specified, the generated file is saved in the current working directory. See Table A-1 on page 61 for information.


Upon running the command, the Register Assistant UVM wizard is invoked.

Alternatively, you can invoke the Register Assistant UVM wizard by running the batch file named *vreguvm_gui.bat*. This file can be found on <*registerAssistantUVM_install_location*>.

2. On the Select Files page of the wizard, click **Add** and then browse for the CSV input files that contain your register definitions. You can add multiple definition files. Any added files are displayed in the table.

You can also select any of the added files and discard them using the **Remove** button, or you can directly click **Remove All** to remove all your selected files at once.

The **About** button opens an About dialog box showing the Register Assistant UVM version number, copyright information, and other important information.



- 3. Click **Next**. On the UVM Generator Settings page, set the following options:
 - a. In the Generator Options table, specify the following:
 - i. The name of the SystemVerilog file that will be generated. The default file is *vreguvm_pkg_uvm.sv*.
 - ii. The UVM version to use in generation. The supported UVM versions are 1.0 and 1.1; the default used by the tool is 1.1.
 - iii. The OVM Compatibility option, which can be set to "false" or "true". This option allows you to make the generated output compatible for use within an OVM testbench. By setting this option to "true", the tool includes the OVM macros and imports the OVM package (in addition to those of UVM).

The following code excerpt shows the generated output when this option is set to "false":

```
import uvm_pkg::*;
include "uvm macros.svh"
```


The following code excerpt shows the generated output when this option is set to "true":

```
// Required packages for OVM backward compatibility
import ovm_pkg::*;
import uvm_reg_pkg::*;

// Required includes for OVM backward compatibility
include "ovm_macros.svh"
include "uvm reg macros.svh"
```

- iv. The output path of the generated file using the UVM Output Directory field. If you click in the field, you will be able to click on the browse button and locate the required output directory.
- b. The Main register block name dropdown list displays all the blocks available in the input files. Select the name of your top block, or type a different name.
- c. You can set the Enable Auto-Instancing option, which allows you to automatically create instances for registers and memories in the top block within the generated output. Refer to "Auto-Instancing" on page 22.

Register Assistant UVM uses register and memory declaration names for instances.



Note

If there are no blocks defined in the input files, the tool uses the name default_top_block in the Main register block name field and automatically sets the Enable Auto-Instancing option.

4. Click Finish.

Register Assistant UVM subsequently imports the specified CSV files, runs built-in checks on the content of the files, and then generates the SystemVerilog output file.

Appendix A Using Register Assistant in Batch/ Command-Line Mode

Register Assistant UVM can be invoked in batch mode or as a graphical interface.

Running Register Assistant UVM

To run Register Assistant UVM in batch mode, use the below command:

Procedure

1. Run the following:

```
vreguvm [-help] [-version] [-about]
-csvin <csv file 1> <csv file 2> ...
[-uvmout <output file path>]
[-uvmversion <UVM style>]
[-block <main block>]
[-autoinstance]
[-ovm]
```

2. You can optionally invoke Register Assistant UVM wizard using the below command:

```
vreguvm -gui [-uvmout <output file path>]
```

- 3. You can refer to "Register Assistant UVM in GUI Mode" on page 57 for more information on invoking and using Register Assistant UVM in the graphical interface mode.
- 4. See the following table for more information on the command switches you can use when invoking Register Assistant UVM:

Table A-1. Command Line Switches

Name	Description
-help	Lists all the command line switches that can be used with Register Assistant UVM and their description.
-version	Prints the current version of Register Assistant UVM.
-about	Prints the name and version of Register Assistant UVM.

Table A-1. Command Line Switches (cont.)

Name	Description
-csvin	Specifies the CSV input files containing the register definitions. You can specify more than one CSV file space-separated. This argument is required (in batch mode only).
-uvmout <output file="" path=""></output>	Specifies the path on which the generated UVM file should be saved. If this argument is not provided, then the output will be generated in the current working directory.
	Note that absolute and relative paths (relative to the working directory) are supported, in addition to environment variables.
-uvmversion <uvm style=""></uvm>	Specifies the UVM version number to use in generation. The supported versions are 1.0 and 1.1. If not specified, Register Assistant UVM uses version 1.1 by default.
-block <main block=""></main>	Specifies the name of the top block.
-autoinstance	Enables the auto-instancing feature. Refer to "Auto-Instancing" on page 22 for more information.
-ovm	Allows the generated output to be compatible for use within an OVM testbench. By using this argument, the tool includes the OVM macros and imports the OVM package in the generated output (in addition to those of UVM).
-gui	Launches the Register Assistant UVM wizard.

Appendix B Examples

73

UVM Output Example

The following example shows the UVM register package generated by Register Assistant UVM.

For more information on UVM generation, refer to "UVM Output" on page 30.

```
package sw pkg uvm;
  import uvm pkg::*;
  import mypkq::*;
  `include "uvm macros.svh"
  /* DEFINE REGISTER CLASSES */
  //-----
  // Class: stopwatch lower limit
  // Lower limit
                _____
  class stopwatch lower limit extends uvm reg;
     `uvm object utils(stopwatch lower limit)
     rand uvm reg field F;
     // Function: new
     //
     function new(string name = "stopwatch lower limit");
        super.new(name, 32, UVM NO COVERAGE);
     endfunction
     // Function: build
     //
     virtual function void build();
       F = uvm_reg_field::type_id::create("F");
       F.configure(this, 32, 0, "RW", 1, 32'h00000000, 1, 1, 1);
     endfunction
  endclass
  //-----
  // Class: stopwatch_upper limit
  // Upper limit
  class stopwatch upper limit extends uvm reg;
     `uvm object utils(stopwatch upper limit)
     rand uvm reg field F;
     // Function: new
     function new(string name = "stopwatch upper limit");
        super.new(name, 32, UVM NO COVERAGE);
     endfunction
     // Function: build
     //
     virtual function void build();
       F = uvm req field::type id::create("F");
       F.configure(this, 32, 0, "RW", 1, 32'h00000000, 1, 1, 1);
     endfunction
  endclass
```

```
// Class: stopwatch reset value
//
// Reset value
                _____
//----
class stopwatch reset value extends uvm reg;
  `uvm object utils(stopwatch reset value)
  rand uvm req field F;
  // Function: new
  function new(string name = "stopwatch reset value");
     super.new(name, 32, UVM NO COVERAGE);
  endfunction
  // Function: build
  //
  virtual function void build();
     F = uvm reg field::type id::create("F");
     F.configure(this, 32, 0, "RW", 1, 32'h00000000, 1, 1, 1);
  endfunction
endclass
//-----
// Class: stopwatch_memory
//
// Memory register
                  -----
class stopwatch memory extends uvm reg;
  `uvm_object_utils(stopwatch_memory)
  rand uvm reg field F;
  // Function: new
  function new(string name = "stopwatch memory");
     super.new(name, 32, UVM NO COVERAGE);
  endfunction
  // Function: build
  //
  virtual function void build();
     F = uvm reg field::type id::create("F");
     F.configure(this, 32, 0, "RW", 1, 32'h00000000, 1, 1, 1);
  endfunction
endclass
//-----
// Class: stopwatch_csr
// Control Status Register
//-----
class stopwatch csr extends uvm reg;
```

```
`uvm object utils(stopwatch csr)
      uvm reg field padding; // Reserved
      rand uvm reg field stride; // Stride length
     rand uvm reg field updown; // Indicates whether counting up or down
     uvm reg field upper limit reached; // Indicates that the upper limit
has been reached
     uvm reg field lower limit reached; // Indicates that the lower limit
has been reached
      // Function: coverage
      covergroup cg vals;
         stride : coverpoint stride.value[3:0];
         updown : coverpoint updown.value[0];
         upper limit reached : coverpoint upper limit reached.value[0];
         lower limit reached : coverpoint lower limit reached.value[0];
      endgroup
      // Constraints
      constraint my constraint {stride.value[3:0] < 5;}</pre>
      // Function: new
      function new(string name = "stopwatch csr");
         super.new(name, 32, build coverage(UVM CVR FIELD VALS));
         add coverage(build coverage(UVM CVR FIELD VALS));
         if(has coverage(UVM CVR FIELD VALS))
            cq vals = new();
      endfunction
      // Function: sample values
      virtual function void sample values();
         super.sample values();
         if (get coverage(UVM CVR FIELD VALS))
            cq vals.sample();
      endfunction
      // Function: build
      virtual function void build();
         padding = uvm_reg_field::type_id::create("padding");
         stride = uvm reg field::type id::create("stride");
         updown = uvm_reg_field::type_id::create("updown");
         upper limit reached =
uvm req field::type id::create("upper limit reached");
         lower_limit_reached =
uvm reg field::type id::create("lower limit reached");
         padding.configure(this, 25, 7, "RW", 0,
stride.configure(this, 4, 3, "RW", 0, 4'h0, 1, 1, 0);
         updown.configure(this, 1, 2, "RW", 0, 1'b0, 1, 1, 0);
       upper limit reached.configure(this, 1, 1, "RO", 0, 1'b0, 1, 0, 0);
       lower_limit_reached.configure(this, 1, 0, "RO", 0, 1'b0, 1, 0, 0);
      endfunction
   endclass
```

```
//----
// Class: stopwatch value
//
// Current value
//----
              _____
class stopwatch value extends uvm reg;
  `uvm_object_utils(stopwatch_value)
  uvm req field F;
  // Function: new
  function new(string name = "stopwatch value");
    super.new(name, 32, UVM NO COVERAGE);
  endfunction
  // Function: build
  //
  virtual function void build();
    F = uvm reg field::type id::create("F");
    F.configure(this, 32, 0, "RO", 1, 32'h00000000, 1, 0, 1);
  endfunction
endclass
//-----
// Class: my_mem
//
// Memory
            _____
//----
class my mem extends uvm mem;
  `uvm object utils(my mem)
  // Function: new
  function new(string name = "my mem");
    super.new(name, 'h400, 32, "RW", UVM NO COVERAGE);
  endfunction
endclass
//-----
// Class: my reg
// Custom register
//-----
class my reg extends my reg type;
  `uvm object utils(my reg)
  rand uvm reg field F;
  // Function: new
  function new(string name = "my reg");
    super.new(name, 32, UVM NO COVERAGE);
  endfunction
```

```
// Function: build
     virtual function void build();
        F = uvm reg field::type id::create("F");
        F.configure(this, 32, 0, "RW", 1, 32'h00000000, 1, 1, 1);
  endclass
  //-----
  // Class: stopwatch counter
  // Stop Watch Counter
  class stopwatch counter extends uvm reg;
     `uvm object utils(stopwatch counter)
     rand uvm reg field F;
     // Function: new
     //
     function new(string name = "stopwatch counter");
        super.new(name, 32, UVM NO COVERAGE);
     endfunction
     // Function: build
     //
     virtual function void build();
        F = uvm req field::type id::create("F");
        F.configure(this, 32, 0, "RW", 1, 32'h00000000, 1, 1, 1);
     endfunction
  endclass
  /* BLOCKS */
  //-----
  // Class: sw sub block SW MAP coverage
  //
  // Coverage for the 'SW MAP' in 'sw sub block'
  class sw sub block SW MAP coverage extends uvm object;
     `uvm object utils(sw sub block SW MAP coverage)
     covergroup ra cov(string name) with function sample(uvm reg addr t
addr, bit is_read);
        option.per instance = 1;
        option.name = name;
        ADDR: coverpoint addr {
          bins stopwatch value req = {'h4};
          bins stopwatch reset value reg = {'h8};
          bins stopwatch upper limit reg = {'hc};
          bins stopwatch lower limit reg = {'h10};
          bins stopwatch csr reg = {'h14};
          bins stopwatch memory reg[8] = { 'h34,
```

```
'h38,
                                       'h3c,
                                       'h40,
                                       'h44,
                                       'h48,
                                       'h4c,
                                       'h50};
        }
        RW: coverpoint is read {
          bins RD = \{1\};
           bins WR = \{0\};
        ACCESS: cross ADDR, RW;
     endgroup: ra cov
     function new(string name = "sw sub block SW MAP coverage");
        ra cov = new(name);
     endfunction: new
     function void sample(uvm reg addr t offset, bit is read);
        ra cov.sample(offset, is read);
     endfunction: sample
  endclass: sw sub block SW MAP coverage
  //-----
  // Class: sw sub block
  //
  // Sub_block for the stopwatch design
  //-----
  class sw sub block extends uvm reg block;
     `uvm object utils(sw sub block)
     rand stopwatch value stopwatch value reg; // Value instance
    rand stopwatch reset value stopwatch reset value reg; // Reset Value
instance
    rand stopwatch_upper_limit stopwatch_upper_limit reg; // Upper Limit
    rand stopwatch lower limit stopwatch lower limit req; // Lower Limit
instance
     rand stopwatch csr stopwatch csr reg; // CSR instance
     rand stopwatch memory stopwatch memory reg[8]; // MEM instances
     uvm reg map SW MAP; // SW sub block map
     sw sub block SW MAP coverage SW MAP cg;
     // Function: new
     //
     function new(string name = "sw sub block");
        super.new(name, build coverage(UVM CVR ALL));
     endfunction
     // Function: build
     //
```

```
virtual function void build();
         if (has coverage (UVM CVR ADDR MAP)) begin
            SW MAP cg =
sw sub block SW MAP coverage::type id::create("SW MAP cq");
            void'(set coverage(UVM CVR ADDR MAP));
         stopwatch value reg =
stopwatch value::type id::create("stopwatch value reg");
         stopwatch value reg.configure(this);
         stopwatch value req.build();
         stopwatch reset value reg =
stopwatch reset value::type id::create("stopwatch reset value reg");
         stopwatch reset value reg.configure(this);
         stopwatch reset value reg.build();
         stopwatch upper limit req =
stopwatch upper limit::type id::create("stopwatch upper limit req");
         stopwatch upper limit reg.configure(this);
         stopwatch upper limit reg.build();
         stopwatch lower limit reg =
stopwatch lower limit::type id::create("stopwatch lower limit req");
         stopwatch_lower_limit_reg.configure(this);
         stopwatch lower limit reg.build();
         stopwatch csr req =
stopwatch csr::type id::create("stopwatch csr req");
         stopwatch csr req.configure(this);
         stopwatch csr reg.build();
         foreach ( stopwatch memory reg[i] ) begin
            stopwatch memory req[i] =
stopwatch memory::type id::create($psprintf("stopwatch memory req[%0d]",
i));
            stopwatch memory reg[i].configure(this, null,
($psprintf("f stopwatch memory reg %0d", i)));
            stopwatch memory reg[i].build();
         end
         SW MAP = create map("SW MAP", 'h0, 4, UVM LITTLE ENDIAN, 1);
         default map = SW MAP;
         SW MAP.add reg(stopwatch value reg, 'h4, "RW");
         SW MAP.add reg(stopwatch reset value reg, 'h8, "RW");
         SW_MAP.add_reg(stopwatch_upper_limit_reg, 'hc, "RW");
SW_MAP.add_reg(stopwatch_lower_limit_reg, 'h10, "RW");
         SW MAP.add reg(stopwatch csr reg, 'h14, "RW");
         foreach(stopwatch_memory_reg[i]) begin
            SW MAP.add reg(stopwatch memory reg[i], (i * ('h4)) + ('h34),
"RW");
         end
         lock model();
      endfunction
      // Function: sample
```

```
function void sample (uvm reg addr t offset, bit is read, uvm reg map
map);
        if(get coverage(UVM_CVR_ADDR_MAP)) begin
           if(map.get name() == "SW MAP") begin
              SW MAP cg.sample(offset, is read);
        end
     endfunction: sample
  endclass
  //-----
  // Class: sw top block SW MAP2 coverage
  // Coverage for the 'SW MAP2' in 'sw top block'
  class sw top block SW MAP2 coverage extends uvm object;
      `uvm object utils(sw top block SW MAP2 coverage)
     covergroup ra cov(string name) with function sample(uvm reg addr t
addr, bit is_read);
        option.per instance = 1;
        option.name = name;
        ADDR: coverpoint addr {
           bins vreg1 = \{ 'h3000 \};
           bins vreq2 = \{ 'h3004 \};
           bins vreg3 = { 'h3008 };
           bins my_reg1 = {'h300c};
        }
        RW: coverpoint is read {
           bins RD = \{1\};
           bins WR = \{0\};
        ACCESS: cross ADDR, RW;
     endgroup: ra cov
     function new(string name = "sw top block SW MAP2 coverage");
        ra cov = new(name);
     endfunction: new
     function void sample(uvm reg addr t offset, bit is read);
        ra cov.sample(offset, is read);
     endfunction: sample
  endclass: sw top block SW MAP2 coverage
  //-----
  // Class: sw top block
  //
   // Top block for the stopwatch design
```

```
class sw top block extends uvm reg block;
      `uvm object utils(sw top block)
      rand sw sub block sw1; // Block1 instance 1
      rand sw sub block sw2; // Block1 instance 2
      rand stopwatch counter vreg1; // Counter instance 1
      rand stopwatch counter vreg2; // Counter instance 2
      rand stopwatch counter vreg3; // Counter instance 3
      rand my reg my reg1; // Custom register instance
      my mem mem1; // Memory instance
      uvm reg map SW MAP2; // SW top block map
      sw top block SW MAP2 coverage SW MAP2 cg;
      // Function: new
      function new(string name = "sw top block");
         super.new(name, build coverage(UVM CVR ALL));
      endfunction
      // Function: build
      //
      virtual function void build();
         add hdl path("top.dut");
         if (has coverage (UVM CVR ADDR MAP)) begin
            SW MAP2 cg =
sw top block SW MAP2 coverage::type id::create("SW MAP2 cg");
            void'(set coverage(UVM CVR ADDR MAP));
         end
         sw1 = sw sub block::type id::create("sw1");
         sw1.configure(this);
         sw1.build();
         sw2 = sw sub block::type id::create("sw2");
         sw2.configure(this);
         sw2.build();
         vreq1 = stopwatch counter::type id::create("vreq1");
         vreq1.configure(this, null, "f vreq1");
         vreq1.build();
         vreg2 = stopwatch counter::type id::create("vreg2");
         vreq2.configure(this, null, "f vreq2");
         vreq2.build();
         vreg3 = stopwatch counter::type id::create("vreg3");
         vreg3.configure(this, null, "f vreg3");
         vreg3.build();
         my req1 = my req::type id::create("my req1");
         my reg1.configure(this);
         my reg1.build();
         mem1 = my mem::type id::create("mem1");
         mem1.configure(this);
```

```
SW MAP2 = create map("SW MAP2", 'h0, 4, UVM LITTLE ENDIAN, 1);
         default map = SW MAP2;
         SW MAP2.add submap(sw1.SW MAP, 'h1000);
         SW MAP2.add submap(sw2.SW MAP, 'h2000);
         SW MAP2.add reg(vreg1, 'h3000, "RW");
         SW MAP2.add reg(vreg2, 'h3004, "RW");
         SW MAP2.add reg(vreg3, 'h3008, "RW");
         SW MAP2.add reg(my reg1, 'h300c, "RW");
         SW MAP2.add mem(mem1, 'h4000, "RW");
         uvm resource db #(bit)::set({"REG::",
this.vreg1.get full name()}, "NO REG HW RESET TEST", 1);
         lock model();
      endfunction
      // Function: sample
      //
     function void sample (uvm reg addr t offset, bit is read, uvm reg map
map);
         if (get coverage (UVM CVR ADDR MAP)) begin
            if(map.get name() == "SW MAP2") begin
               SW MAP2 cg.sample(offset, is read);
            end
         end
      endfunction: sample
   endclass
 endpackage
```

UVM Word Addressable Output Example

The following example shows the UVM code generated by Register Assistant UVM with the word addressing mode set.

In the register definition files, the BlockMap Address Mode is set as "Word" and the BlockMap Word Bytes is set as "4".

For more information on word addressing, refer to "Word Addressable Output" on page 46.

```
package output pkg uvm;
  import uvm pkg::*;
  import mypkq::*;
  `include "uvm macros.svh"
  /* DEFINE REGISTER CLASSES */
  //-----
  // Class: stopwatch lower limit
  // Lower limit
               _____
  class stopwatch lower limit extends uvm reg;
     `uvm object utils(stopwatch lower limit)
     rand uvm reg field F;
     // Function: new
     //
     function new(string name = "stopwatch lower limit");
       super.new(name, 32, UVM NO COVERAGE);
     endfunction
     // Function: build
     virtual function void build();
       F = uvm_reg_field::type_id::create("F");
       F.configure(this, 32, 0, "RW", 1, 32'h00000000, 1, 1, 1);
     endfunction
  endclass
  //----
  // Class: stopwatch_upper limit
  // Upper limit
  class stopwatch upper limit extends uvm reg;
     `uvm object utils(stopwatch upper limit)
     rand uvm reg field F;
     // Function: new
     function new(string name = "stopwatch upper limit");
       super.new(name, 32, UVM NO COVERAGE);
     endfunction
     // Function: build
     //
     virtual function void build();
       F = uvm req field::type id::create("F");
       F.configure(this, 32, 0, "RW", 1, 32'h00000000, 1, 1, 1);
     endfunction
  endclass
```

```
//----
// Class: stopwatch reset value
//
// Reset value
//----
           ______
class stopwatch reset value extends uvm reg;
  `uvm object utils(stopwatch reset value)
  rand uvm req field F;
  // Function: new
  function new(string name = "stopwatch reset value");
    super.new(name, 32, UVM NO COVERAGE);
  endfunction
  // Function: build
  //
  virtual function void build();
    F = uvm reg field::type id::create("F");
    F.configure(this, 32, 0, "RW", 1, 32'h00000000, 1, 1, 1);
  endfunction
endclass
//-----
// Class: stopwatch_memory
//
// Memory register
                 -----
class stopwatch memory extends uvm reg;
  `uvm_object_utils(stopwatch_memory)
  rand uvm reg field F;
  // Function: new
  function new(string name = "stopwatch memory");
    super.new(name, 32, UVM NO COVERAGE);
  endfunction
  // Function: build
  //
  virtual function void build();
    F = uvm reg field::type id::create("F");
    F.configure(this, 32, 0, "RW", 1, 32'h00000000, 1, 1, 1);
  endfunction
endclass
//-----
// Class: stopwatch_csr
// Control Status Register
//-----
class stopwatch csr extends uvm reg;
```

```
`uvm object utils(stopwatch csr)
      uvm reg field padding; // Reserved
      rand uvm reg field stride; // Stride length
     rand uvm reg field updown; // Indicates whether counting up or down
     uvm reg field upper limit reached; // Indicates that the upper limit
has been reached
     uvm reg field lower limit reached; // Indicates that the lower limit
has been reached
      // Function: coverage
      covergroup cg vals;
         stride : coverpoint stride.value[3:0];
        updown : coverpoint updown.value[0];
         upper limit reached : coverpoint upper limit reached.value[0];
         lower limit reached : coverpoint lower limit reached.value[0];
      endgroup
      // Constraints
      constraint my constraint \{x > 5;\}
      // Function: new
      function new(string name = "stopwatch csr");
         super.new(name, 32, build coverage(UVM CVR FIELD VALS));
         add coverage(build coverage(UVM CVR FIELD VALS));
         if(has coverage(UVM CVR FIELD VALS))
            cq vals = new();
      endfunction
      // Function: sample values
      virtual function void sample values();
         super.sample values();
         if (get coverage(UVM CVR FIELD VALS))
           cq vals.sample();
      endfunction
      // Function: build
      virtual function void build();
        padding = uvm_reg_field::type_id::create("padding");
         stride = uvm reg field::type id::create("stride");
        updown = uvm_reg_field::type_id::create("updown");
         upper limit reached =
uvm req field::type id::create("upper limit reached");
         lower_limit_reached =
uvm reg field::type id::create("lower limit reached");
         padding.configure(this, 25, 7, "RW", 0,
stride.configure(this, 4, 3, "RW", 0, 4'h0, 1, 1, 0);
         updown.configure(this, 1, 2, "RW", 0, 1'b0, 1, 1, 0);
       upper limit reached.configure(this, 1, 1, "RO", 0, 1'b0, 1, 0, 0);
       lower limit reached.configure(this, 1, 0, "RO", 0, 1'b0, 1, 0, 0);
      endfunction
   endclass
```

```
//----
// Class: stopwatch value
//
// Current value
//----
              _____
class stopwatch value extends uvm reg;
  `uvm object utils(stopwatch value)
  uvm req field F;
  // Function: new
  function new(string name = "stopwatch value");
    super.new(name, 32, UVM NO COVERAGE);
  endfunction
  // Function: build
  //
  virtual function void build();
    F = uvm reg field::type id::create("F");
    F.configure(this, 32, 0, "RO", 1, 32'h00000000, 1, 0, 1);
  endfunction
endclass
//-----
// Class: my_mem
//
// Memory
           _____
//----
class my mem extends uvm mem;
  `uvm object utils(my mem)
  // Function: new
  function new(string name = "my mem");
    super.new(name, 'h400, 32, "RW", UVM NO COVERAGE);
  endfunction
endclass
//-----
// Class: my reg
// Custom register
//-----
class my reg extends my reg type;
  `uvm object utils(my reg)
  rand uvm reg field F;
  // Function: new
  function new(string name = "my reg");
    super.new(name, 32, UVM NO COVERAGE);
  endfunction
```

```
// Function: build
     virtual function void build();
        F = uvm reg field::type id::create("F");
        F.configure(this, 32, 0, "RW", 1, 32'h00000000, 1, 1, 1);
  endclass
  //-----
  // Class: stopwatch counter
  // Stop Watch Counter
  class stopwatch counter extends uvm reg;
     `uvm object utils(stopwatch counter)
     rand uvm reg field F;
     // Function: new
     //
     function new(string name = "stopwatch counter");
        super.new(name, 32, UVM NO COVERAGE);
     endfunction
     // Function: build
     //
     virtual function void build();
        F = uvm req field::type id::create("F");
        F.configure(this, 32, 0, "RW", 1, 32'h00000000, 1, 1, 1);
     endfunction
  endclass
  /* BLOCKS */
  //-----
  // Class: sw sub block SUB MAP1 coverage
  //
  // Coverage for the 'SUB MAP1' in 'sw sub block'
  class sw sub block SUB MAP1 coverage extends uvm object;
     `uvm object utils(sw sub block SUB MAP1 coverage)
     covergroup ra cov(string name) with function sample(uvm reg addr t
addr, bit is_read);
        option.per instance = 1;
        option.name = name;
        ADDR: coverpoint addr {
          bins stopwatch value req = {'h0};
          bins stopwatch reset value reg = {'h1};
          bins stopwatch upper limit reg = {'h2};
          bins stopwatch lower limit reg = {'h3};
          bins stopwatch csr reg = {'h4};
          bins stopwatch memory reg[8] = { 'h5,
```

```
'h6,
                                         'h7.
                                         'h8,
                                         'h9,
                                         'ha,
                                         'hb,
                                         'hc};
        }
        RW: coverpoint is read {
          bins RD = \{1\};
           bins WR = \{0\};
        ACCESS: cross ADDR, RW;
     endgroup: ra cov
     function new(string name = "sw sub block SUB MAP1 coverage");
        ra cov = new(name);
     endfunction: new
     function void sample(uvm reg addr t offset, bit is read);
        ra cov.sample(offset, is read);
     endfunction: sample
  endclass: sw sub block SUB MAP1 coverage
  //-----
  // Class: sw sub block
  //
  // Sub_block for the stopwatch design
  //-----
  class sw sub block extends uvm reg block;
     `uvm object utils(sw sub block)
     rand stopwatch value stopwatch value reg; // Value instance
    rand stopwatch reset value stopwatch reset value reg; // Reset Value
instance
    rand stopwatch upper limit stopwatch upper limit reg; // Upper Limit
    rand stopwatch lower limit stopwatch lower limit req; // Lower Limit
instance
     rand stopwatch csr stopwatch csr reg; // CSR instance
     rand stopwatch memory stopwatch memory reg[8]; // MEM instances
     uvm reg map SUB MAP1; // SW sub block map 1
     sw sub block SUB MAP1 coverage SUB MAP1 cg;
     // Function: new
     //
     function new(string name = "sw sub block");
        super.new(name, build coverage(UVM CVR ALL));
     endfunction
     // Function: build
     //
```

```
virtual function void build();
         if (has coverage (UVM CVR ADDR MAP)) begin
            SUB MAP1 cq =
sw sub block SUB MAP1 coverage::type id::create("SUB MAP1 cq");
            SUB MAP1 cq.ra cov.set inst name(this.qet full name());
            void'(set coverage(UVM CVR ADDR MAP));
         stopwatch value reg =
stopwatch value::type id::create("stopwatch value reg");
         stopwatch value req.configure(this);
         stopwatch value reg.build();
         stopwatch reset value reg =
stopwatch reset value::type id::create("stopwatch reset value reg");
         stopwatch reset value reg.configure(this);
         stopwatch reset value req.build();
         stopwatch upper limit reg =
stopwatch upper limit::type id::create("stopwatch upper limit reg");
         stopwatch upper limit reg.configure(this);
         stopwatch upper limit reg.build();
         stopwatch lower limit reg =
stopwatch lower limit::type id::create("stopwatch lower limit req");
         stopwatch_lower_limit_reg.configure(this);
         stopwatch lower limit reg.build();
         stopwatch csr req =
stopwatch csr::type id::create("stopwatch csr req");
         stopwatch csr req.configure(this);
         stopwatch csr reg.build();
         foreach ( stopwatch_memory_reg[i] ) begin
            stopwatch memory req[i] =
stopwatch memory::type id::create($psprintf("stopwatch memory req[%0d]",
i));
            stopwatch memory reg[i].configure(this);
            stopwatch memory reg[i].build();
         end
         SUB MAP1 = create map("SUB MAP1", 'h0, 4, UVM BIG ENDIAN, 0);
         default map = SUB MAP1;
         SUB MAP1.add reg(stopwatch value reg, 'h0, "RW");
         SUB_MAP1.add_reg(stopwatch_reset_value reg, 'h1, "RW");
         SUB_MAP1.add_reg(stopwatch_upper_limit_reg, 'h2, "RW");
SUB_MAP1.add_reg(stopwatch_lower_limit_reg, 'h3, "RW");
         SUB MAP1.add reg(stopwatch csr reg, 'h4, "RW");
         foreach(stopwatch memory reg[i]) begin
           SUB MAP1.add reg(stopwatch memory reg[i], (i * ('h1)) + ('h5),
"RW");
         end
         lock model();
      endfunction
      // Function: sample
```

```
function void sample (uvm reg addr t offset, bit is read, uvm reg map
map);
        if(get coverage(UVM_CVR_ADDR_MAP)) begin
           if(map.get name() == "SUB MAP1") begin
              SUB MAP1 cg.sample(offset, is read);
        end
     endfunction: sample
  endclass
  //-----
  // Class: sw top block TOP MAP coverage
  // Coverage for the 'TOP MAP' in 'sw top block'
  class sw top block TOP MAP coverage extends uvm object;
      `uvm object utils(sw top block TOP MAP coverage)
     covergroup ra cov(string name) with function sample(uvm reg addr t
addr, bit is_read);
        option.per instance = 1;
        option.name = name;
        ADDR: coverpoint addr {
           bins vreg1 = \{ 'h3000 \};
           bins vreq2 = { 'h3001 };
           bins vreg3 = { 'h3002 };
           bins my_reg1 = {'h3003};
        }
        RW: coverpoint is read {
           bins RD = \{1\};
           bins WR = \{0\};
        ACCESS: cross ADDR, RW;
     endgroup: ra cov
     function new(string name = "sw top block TOP MAP coverage");
        ra cov = new(name);
     endfunction: new
     function void sample(uvm reg addr t offset, bit is read);
        ra cov.sample(offset, is read);
     endfunction: sample
  endclass: sw top block TOP MAP coverage
  //-----
  // Class: sw top block
  //
   // Top block for the stopwatch design
```

```
class sw top block extends uvm reg block;
      `uvm object utils(sw top block)
      rand sw sub block sw1[5]; // Block instance 1
      rand sw sub block sw2; // Block instance 2
      rand stopwatch counter vreg1; // Counter instance 1
      rand stopwatch counter vreg2; // Counter instance 2
      rand stopwatch counter vreg3; // Counter instance 3
      rand my reg my reg1; // Custom register instance
      my mem mem1; // Memory instance
      uvm reg map TOP MAP; // SW top block map
      sw top block TOP MAP coverage TOP MAP cg;
      // Function: new
      //
      function new(string name = "sw top block");
         super.new(name, build coverage(UVM CVR ALL));
      endfunction
      // Function: build
      //
      virtual function void build();
         add hdl path("top.dut");
         if (has coverage (UVM CVR ADDR MAP)) begin
            TOP MAP cq =
sw top block TOP MAP coverage::type id::create("TOP MAP cg");
            TOP MAP cg.ra cov.set inst name(this.get full name());
            void'(set_coverage(UVM_CVR ADDR MAP));
         foreach ( sw1[i] ) begin
            sw1[i] = sw sub block::type id::create($psprintf("sw1[%0d]",
i));
            sw1[i].configure(this);
            sw1[i].build();
         end
         sw2 = sw sub block::type id::create("sw2");
         sw2.configure(this);
         sw2.build();
         vreq1 = stopwatch counter::type id::create("vreq1");
         vreg1.configure(this, null, "count FF1");
         vreq1.build();
         vreg2 = stopwatch counter::type id::create("vreg2");
         vreg2.configure(this, null, "count FF2");
         vreg2.build();
         vreq3 = stopwatch counter::type id::create("vreq3");
         vreg3.configure(this, null, "count FF3");
         vreg3.build();
```

```
my_reg1 = my_reg::type_id::create("my_reg1");
         my reg1.configure(this);
         my_reg1.build();
         mem1 = my mem::type id::create("mem1");
         mem1.configure(this);
         TOP MAP = create map("TOP MAP", 'h0, 4, UVM BIG ENDIAN, 0);
         default map = TOP MAP;
         foreach(sw1[i]) begin
            TOP MAP.add submap(sw1[i].SUB MAP1, (i * ('hd)) + ('h1000));
         end
         TOP MAP.add submap(sw2.SUB MAP1, 'h2000);
         TOP_MAP.add_reg(vreg1, 'h3000, "RW");
         TOP MAP.add reg(vreg2, 'h3001, "RW");
         TOP MAP.add reg(vreg3, 'h3002, "RW");
         TOP MAP.add reg(my reg1, 'h3003, "RW");
         TOP MAP.add mem(mem1, 'h3004, "RW");
         lock model();
      endfunction
      // Function: sample
      //
     function void sample (uvm reg addr t offset, bit is read, uvm reg map
map);
         if(get coverage(UVM CVR ADDR MAP)) begin
            if(map.get name() == "TOP MAP") begin
               TOP MAP cg.sample(offset, is read);
         end
      endfunction: sample
   endclass
endpackage
```

Third-Party Information

•
Details on open source and third-party software that may be included with this product are available in the <your_software_installation_location>/legal directory.</your_software_installation_location>





End-User License Agreement with EDA Software Supplemental Terms

Use of software (including any updates) and/or hardware is subject to the End-User License Agreement together with the Mentor Graphics EDA Software Supplement Terms. You can view and print a copy of this agreement at:

mentor.com/eula