# Quick Guide

# Questa SIM 2020

# **Key Commands**

#### add memory

opens the specified memory in the MDI frame of the Main window

adds .ucdb files to the Test Management Browser

adds signals or variables to the Watch window

adds VHDL signals and variables, and Verilog nets and registers to the Wave window

creates a new Tcl procedure that evaluates the specified commands

#### SVA & PSL ----

## assertion active

instructs the simulator to report on any active assertion directives at the end of simulation (EOS)

enables or disables assertion thread viewing (ATV) for the specified assertion(s) assertion count

returns the sum of the assertion failure counts for the specified set of assertion directive instances

assertion fail

configures fail tracking for SystemVerilog and PSL assertions

configures pass tracking for SystemVerilog and PSL assertions

produces a textual summary of SystemVerilog and PSL assertion results

# change

modifies the value of a VHDL variable or Verilog register variable

saves the state of your simulation

compare add

compares signals in a reference design against signals in a test design

invokes the List or Wave widget configure command for the current default List or Wave window

#### COVERAGE -----

displays attributes in the currently loaded database

clears all coverage data obtained during previous run commands

vcover diff

reports the coverage differences between two test runs

coverage file

sets the name of the coverage data file to be automatically saved at the end of simulation

coverage goal

Sets the value of UCDB-wide goals

coverage ranktest

ranks coverage data according to user-specified tests

coverage report

produces a textual output of the coverage statistics that have been gathered up to this point

coverage summaryinfo

prints coverage numbers of the specified coverage types without loading the entire database

coverage tag

adds or removes tags from specified objects

displays test names in the current UCDB file loaded

removes objects from either the List or Wave window

Unpublished work, © Siemens 2020

#### support.mentor.com

## SUPPORT

executes commands contained in a macro file

displays in the Main window the current value and scheduled future values for all the drivers of a specified VHDL signal or Verilog net

dumplog64

displays a specified message in the Main window

dumps the contents of the vsim.wlf file in a readable format

invokes the editor specified by the EDITOR environment variable

displays or changes the current dataset and region environment

examine

examines one or more objects, and displays current values (or the values at a specified previous time) in the Main window

displays the full pathnames of all objects in the design whose names match the name specification you provide

applies stimulus to VHDL signals and Verilog nets

lists the commands executed during the current session

continues a search; see the search command

removes the effect of any active force commands on the selected object

notepad

opens a simple text editor

printenv

echoes to the Main window the current names and values of all environment variables

profile on

enables runtime profiling of where your simulation is spending its time and where memory is allocated

property list

changes one or more properties of the specified signal, net, or register in the List Window

changes one or more properties of the specified signal, net, or register in the Wave Window

displays the current directory path in the Main window

qverilo

compiles, optimizes, and simulates a Verilog or SystemVerilog design in one step

specifies the default radix to be used

displays the value of all simulator control variables, or the value of any simulator state variables relevant to the current simulation

reloads the design elements and resets the simulation time to zero

restores the state of a simulation that was saved with a checkpoint command during the current invocation of vsim

resume

resumes execution of a macro file after a pause command or a breakpoint

right

searches right (next) for signal transitions or values in the specified Wave window

advances the simulation by the specified number of timesteps

secon

compiles SystemC design units sdfcom

compiles SDF files

searches the specified window for one or more objects matching

the specified pattern(s)

scrolls the List or Wave window to make the specified time visible ucdb2html

converts a .ucdb file into HTML

# Questa SIM 2020

# Quick Guide

vcd dumpports

creates a VCD file that captures port driver data

vcd2wlf

translates VCD files into WLF files

compiles VHDL design units

vcover attribute displays attributes in the currently loaded database

merges multiple code or functional coverage data files offline

ranks the specified input files according to their contribution to cumulative

vcover repor

reports on multiple code or functional coverage data files offlinevcover stats produces summary statistics from multiple coverage data files

displays test names in the current UCDB file loaded

deletes a design unit from a specified library

lists the contents of a design library

prints a detailed description of a message number

writes a Verilog module's equivalent VHDL component declaration to standard

opens a Questa SIM 2020 window and brings it to the front of the display

creates a design library

compiles Verilog design units and SystemVerilog extensions

creates a makefile that can be used to reconstruct the specified library

defines a mapping between a logical library name and a directory

produces an optimized version of your design

loads a new design into the simulator

instructs Questa SIM 2020 to perform actions when the specified conditions are

met

where displays information about the system environment

translates a Questa SIM 2020 WLF file to a QuickSim II logfile

creates an HTML report of code coverage from a .ucdb file

translates a Questa SIM 2020 WLF file to a VCD file

outputs information about or a new WLF file from an existing WLF file

# TRAINING

# **Key Command Arguments**

Use <command> -help for a full list.

#### **OVERILOG**

The querilog command compiles, optimizes, and simulates Verilog and System-Verilog designs in a single step.

- 1. automatic work library creation
- 2. support for all standard vlog arguments
- 3. support for C/C++ files via the SystemVerilog DPI
- 4. implicit "run -all; quit" unless using -i, -gui, -do (see -R below)
- 5. vopt performance invoked (see the vopt section of this guide)

#### Key arguments to qverilog

<fi>lename> Verilog source code file to compile, one is required vsim command options applied to simulation

## **SCCOM**

-link Links source code, required
[CPP option] C++ compiler option
[-g] Compile with debugging info
-vv Echo subprocess invocations on stdout
[-scv] Includes SystemC verification library
<filename(s)> SystemC files to be compiled

#### **VCOM**

[-2008 | -2002 | -93 |-87] Choose VHDL 2008, 2002, 1993, or 1987 [-check synthesis] Turn on synthesis checker [-debugVA] Print VITAL opt status [-explicit] Resolve ambiguous overloads Display vcom syntax help [-help] [-f <filename>] Pass in arguments from file [-norangecheck] Disable run time range checks [-nodebug] Hide internal variables & structure [-novitalcheck] Disable VITAL95 checking Disable individual warning msg [-nowarn <#>] [-quiet] Disable loading messages [-refresh] Regenerate library image Returns vcom version [-version] [-work < libname > ] Specify work library VHDL file(s) to be compiled <filename(s)>

#### **VLOG**

[-vlog95compat] Disable Verilog 2001 keywords -compat] Disable event order optimizations [-f <filename>] Pass in arguments from file Enable run-time hazard checking [-hazards] Display vlog syntax help [-help] [-nodebug] Hide internal variables & structure Disable loading messages -quiet] [-R <simargs>] Invoke VSIM after compile [-refresh] Regenerate lib to current version Enables SystemVerilog keywords Returns vlog version [-version] Specify Verilog source library [-v library file>] [-work <libname>] Specify work library <filename(s)> Verilog file(s) to be compiled

www.mentor.com/products/fv

# **PRODUCTS**

#### VOPT

#### Design optimization options

1. Optimized designs simulate faster, while non-optimized designs provide object visibility for debugging.

2. QIS is the preferred method to use when optimizing designs with vopt for debug/visibility purposes. See "Questa Dumping and Visibility" in the User's Manual.

2. Use +acc with vopt or vsim -voptargs with +acc for selective design object visibility during debugging.

3. Read "Optimizing Designs with vopt" in the User's Manual for additional information.

#### Key arguments to vopt

-o <name> Optimized design name
<design> Top-level design unit
[-debug] Generates debug databases

[-debug,cell] Generates debug databases with cell internals [-debug.livesim] For Visualizer LiveSim debugging.

|-access=r+<instance/module>| Provides read visibility to signals and scopes. |
|-access=w+<instance/module>| Provides write visibility to signals and scopes. |

[-cellaccess=r+<instance/module>] Read visibility to cell internals. [-cellaccess=w+<instance/module>] Write visibility to cell internals. [+acc=[<spec>]+[<module>] Enable design object visibility

+cover=bcefsx Specifies coverage type(s)
-nocover Disable coverage on all source files

-g Assigns a value to generics and parameters with no value

-G Forces value assignment for generics and parameters

#### Key arguments to vsim

[-vopt] Run vopt if not automatically invoked [-voptargs="<args>"] Arguments passed to vopt, use +acc args for

design visibility

## VSIM

[-assertdebug] Keep data for debugging assertion failures

[-assertfile <filename>] Alternative file for recording assert messages [-assume] Simulate PSL and Verilog assume directives same as

assert directives[-c] Run in cmd line mode

[-coverage] Invoke Code Coverage

[-do "cmd" | <file>]
[-elab]
[-f <filename>]
[-g|G<name=value>]
[-hazards]
[-help]
[-l <logfile>]
Save transcript to log file

[-lineinfo] Provides complete file or line information in vsim

[-load\_elab] Simulate an elaboration file

[-noassume] Do not simulate PSL and Verilog assume directives

[-nopsl] Disable PSL assertions

[-nosva] Disable System Verilog concurrent assertions

[+notimingchecks] Disable timing checks

[-qfd] Enables visibility clients (Tcl, VPI, UVM backdoor)

[-quiet] Disable loading messages

[-restore <filename>] Restore a simulation

[-sdf{min|typ|max} <region>=<sdffile>] Apply SDF timing data e.g., sdfmin /top=MvSDF.txt

[-sdfnowarn] Disable SDF warnings

[-sv seed <seed>] Specify a seed for the Random Number

# Questa SIM 2020

# **Quick Guide**

Generator of the root thread

[-t [<mult>]<unit>] Time resolution

[-vcdstim [<instance>=]<filename>] Stimulate the top-level design or instances from an Extended VCD file

[-version] Returns vsim version
[-vopt] Run vopt automatically
[-voptargs="<args>"] Arguments to pass to vopt
[-view <filename>] Log file for VSIM to view

[-wlf <filename>] Log file to create

[libname>.<design\_unit> Configuration, Module, Entity/Arch, or

optimized design to simulate

[-wlfcachesize] Specify WLF reader cache size (per WLF file.) [-wlfslim <size>] Specify the number of Megabytes to be saved in

event log file

[-wlftlim <duration>] Specify the duration of time to be saved in

event log file

# **Code Coverage**

### Key Arguments to vcom/vlog

+cover=bcefsx Specifies coverage type(s)

**Key Arguments to vopt** 

+cover=bcefsx Specifies coverage type(s)

-nocover Disable coverage on all source files

Key Arguments to vsim

-coverage Enables statistics collection

# **SVA & PSL**

# Key arguments to vcom and vlog

[-pslfile <file>] External PSL file

[-nopsl] Ignore embedded PSL assertions

#### Key arguments to vsim

[-nopsl] Ignore embedded PSL assertions

[-nosva] Ignore SystemVerilog concurrent assertions

#### Kev modelsim.ini variables

AssertionFail\* Control assertion failure behavior
AssertionFormat\* Define messages for VHDL assertion types

AssertionPass\* Control assertion pass behavior
BreakOnAssertion Stop the simulator after assertion message

Cover\* Control cover directive behavior IgnoreSVA\* Control SVA message logging Sv\_Seed Seed random number generator

### **Wave Window**

add wave <item> Wave specific signals/nets
add wave \* Wave signals/nets in scope
add wave -r /\* Wave all signals/nets in design
add wave abus(31:15) Wave a slice of a bus
view wave Display wave window

view wave -new Display additional wave window write wave Print wave window to file 
<left mouse button> Select signal / Place cursor

Amiddle mouse button>
Aright mouse button>
Context Menu
Curl-f>
Find next item

<tab> (go right) Search forward for next edge

