

# MAX32600

---

## Firmware Developer's Guide

*April 2015*

©2015 Maxim Integrated Products, Inc.  
All rights reserved.

No part of this documentation may be reproduced nor distributed in any form or by any means, graphic, electronic, or mechanical, including but not limited to photocopying, scanning, recording, taping, e-mailing, or storing in information storage and retrieval systems without the written permission of Maxim Integrated Products, Inc. (hereafter, "Maxim"). Products that are referenced in this document such as Microsoft Windows® may be trademarks and/or registered trademarks of their respective owners. Maxim makes no claim to these trademarks. While every precaution has been taken in the preparation of this document, individually, as a series, in whole, or in part, Maxim, the publisher, and the author assume no responsibility for errors or omissions, including any damages resulting from the express or implied application of information contained in this document or from the use of products, services, or programs that may accompany it. In no event shall Maxim, publishers, authors, or editors of this guide be liable for any loss of profit or any other commercial damage caused or alleged to have been caused directly or indirectly by this document.

Rev. 4.1, April 2015

# **CONTENTS**

## **TABLES**

## **FIGURES**

# 1 Overview

This manual will provide the basic building blocks to develop firmware for the MAX32600 series of analog integrated microcontrollers featuring the ARM Cortex-M3 CPU. The code referenced in this manual is provided by Maxim Integrated in full source format.

## 2 Module Documentation

### 2.1 ADC

#### Enumerations

- enum mxc\_adc\_clk\_mode
- enum mxc\_adc\_mode\_t
- enum mxc\_adc\_range\_t
- enum mxc\_adc\_bi\_pol\_t
- enum mxc\_adc\_avg\_mode\_t
- enum mxc\_adc\_strt\_mode\_t
- enum mxc\_adc\_pga\_mux\_ch\_sel\_t
- enum mxc\_adc\_pga\_mux\_diff\_t
- enum mxc\_adc\_pga\_gain\_t
- enum mxc\_adc\_spst\_sw\_ctrl\_t
- enum mxc\_adc\_scan\_cnt\_t

#### Functions

- void ADC\_Enable (void)
- void ADC\_Disable (void)
- void ADC\_SetMode (mxc\_adc\_mode\_t adc\_mode, mxc\_adc\_avg\_mode\_t decimation\_mode, uint32\_t decimation\_rate, mxc\_adc\_bi\_pol\_t bipolar\_enable, mxc\_adc\_range\_t bipolar\_range)
- void ADC\_SetRate (uint32\_t pga\_acq\_cnt, uint32\_t adc\_acq\_cnt, uint32\_t pga\_trk\_cnt, uint32\_t adc\_slp\_cnt)
- void ADC\_SetMuxSel (mxc\_adc\_pga\_mux\_ch\_sel\_t mux\_ch\_sel, mxc\_adc\_pga\_mux\_diff\_t mux\_diff)
- void ADC\_SetPGAMode (uint32\_t pga\_bypass, mxc\_adc\_pga\_gain\_t pga\_gain)
- void ADC\_SetScanCount (mxc\_adc\_scan\_cnt\_t scan\_cnt)
- void ADC\_SetScanDesc (uint8\_t scan\_desc\_index, uint8\_t mux\_diff, uint8\_t pga\_gain, uint8\_t mux\_ch\_sel)
- void ADC\_SetStartMode (mxc\_adc\_strt\_mode\_t adc\_strt\_mode)
- int32\_t ADC\_CaptureConfig (adc\_transport\_t \*transport, uint16\_t \*buf1, uint32\_t buf1\_samples, uint16\_t \*buf2, uint32\_t buf2\_samples, void(\*done\_cb)(int32\_t exit\_status, void \*done\_arg), void \*done\_cb\_arg, uint8\_t stop)
- int32\_t ADC\_CaptureStart (adc\_transport\_t \*transport)
- int32\_t ADC\_CaptureStop (adc\_transport\_t \*transport)
- uint16\_t ADC\_ManualRead (void)

## 2.1.1 Detailed Description

This is the high level API for the analog-to-digital converter module of the MAX32600 family of ARM Cortex based embedded microcontrollers.

Refer to ADC\_SetRate().

### Full Rate Mode with PGA enabled:

For sample rate above 162KHz, the sample rate is adjusted by increasing the *pga\_trk\_cnt*.

$$T_s = (pga\_trk\_cnt + pga\_acq\_cnt + adc\_acq\_cnt + 8) \cdot T_c$$

$$pga\_trk\_cnt = \frac{T_{s\_desired}}{T_c} - pga\_acq\_cnt - adc\_acq\_cnt - 8$$

$T_c \Rightarrow$  ADC clock rate, typically 8MHz

*pga\_trk\_cnt*  $\Rightarrow$  A rounded up and down integer to determine two closest sample rates achievable to the desired.

The user will need to select which on is desired. For sample rates above 162KHz the PGA and ADC are enabled for the duration of the data collection. The total current draw is sum of the ADC and PGA maximum current.

### Full Rate Burst Mode with PGA enabled:

Burst reduced effective sample rate by the decimation rate.  $2^{adc\_brst\_cnt}$  samples are collected and averaged to improve the SNR of the output. Only the averaged data sample is output so the data rate is reduced by  $2^{adc\_brst\_cnt}$

$$T_s = 2^{adc\_brst\_cnt} \cdot (pga\_trk\_cnt + pga\_acq\_cnt + adc\_acq\_cnt + 8) \cdot T_c$$

$$pga\_trk\_cnt = \frac{T_{s\_desired}}{T_c \cdot 2^{adc\_brst\_cnt}} - pga\_acq\_cnt - adc\_acq\_cnt - 8$$

### Full Rate Scan Mode with PGA enabled:

When the channel scanning is enabled, the ADC cycles through  $N_{scan}$  different input based on the 8 different scan descriptors. Similar to burst, the sample rate per channel is reduced by the number of scan channels.

$$T_s = N_{scan} \cdot (pga\_trk\_cnt + pga\_acq\_cnt + adc\_acq\_cnt + 8) \cdot T_c$$

$$pga\_trk\_cnt = \frac{T_{s\_desired}}{T_c \cdot N_{scan}} - pga\_acq\_cnt - adc\_acq\_cnt - 8$$

### Full Rate Scan Burst Mode with PGA enabled:

When both scanning and averaging are enabled, the ADC collects  $2^{adc\_brst\_cnt}$  of each channel before moving to the next channel. Thus the maximum possible sample rate is reduced by  $N_{scan} \cdot 2^{adc\_brst\_cnt}$

$$T_s = N_{scan} 2^{adc\_brst\_cnt} (pga\_trk\_cnt + pga\_acq\_cnt + adc\_acq\_cnt + 8) \cdot T_c$$

$$pga\_trk\_cnt = \frac{T_{s\_desired}}{T_c \cdot N_{scan} \cdot 2^{adc\_brst\_cnt}} - pga\_acq\_cnt - adc\_acq\_cnt - 8$$

### Low Power Mode with PGA enabled:

For sample rates below 162KHz the low-power mode can be utilized. The *pga\_trk\_cnt* is set to the minimum and the sample rate is adjusted by increasing the *adc\_slp\_cnt*

$$T_s = (pga\_trk\_cnt + pga\_acq\_cnt + adc\_acq\_cnt + adc\_slp\_cnt + 40) \cdot T_c$$

$$adc\_slp\_cnt = \frac{T_{s\_desired}}{T_c} - pga\_trk\_cnt - pga\_acq\_cnt - adc\_acq\_cnt - 40$$

### Low Power Mode Burst with PGA enabled:

The decimation filter can be used in the low power mode. The effective sample rate is a function of the decimation rate and the sleep counter. With *decimation\_mode* being set in ADC\_SetMode(), the *adc\_brst\_cnt* defines the length of the decimation filter. The sample rate is controlled by adjusting the *adc\_slp\_cnt*

$$T_s = [2^{adc\_brst\_cnt} (pga\_trk\_cnt + pga\_acq\_cnt + adc\_acq\_cnt + 8) + adc\_slp\_cnt + 32] \cdot T_c$$

$$adc\_slp\_cnt = \frac{T_{s\_desired}}{T_c} - 2^{adc\_brst\_cnt} (pga\_trk\_cnt + pga\_acq\_cnt + adc\_acq\_cnt + 8) - 32$$

**Low Power Scan with PGA enabled:**

When the channel scanning is enabled, the ADC cycles through  $N_{scan}$  different input based on the 8 different scan descriptors. The maximum potential sample rate per channel is reduced by the number of scan channels.

$$T_s = [N_{scan}(pga\_trk\_cnt + pga\_acq\_cnt + adc\_acq\_cnt + 8) + adc\_slp\_cnt + 32] \cdot T_c$$

$$adc\_slp\_cnt = \frac{T_{s\_desired}}{T_c} - N_{scan}(pga\_trk\_cnt + pga\_acq\_cnt + adc\_acq\_cnt + 8) - 32$$

**Low Power Scan Burst with PGA enabled:**

When both scanning and averaging are enabled, the ADC collects  $2^{adc\_brst\_cnt}$  of each channel before moving to the next channel. Thus the maximum possible sample rate is reduced by  $N_{scan} \cdot 2^{adc\_brst\_cnt}$

$$T_s = [2^{adc\_brst\_cnt} N_{scan}(pga\_trk\_cnt + pga\_acq\_cnt + adc\_acq\_cnt + 8) + adc\_slp\_cnt + 32] \cdot T_c$$

$$adc\_slp\_cnt = \frac{T_{s\_desired}}{T_c} - N_{scan} \cdot 2^{adc\_brst\_cnt} (pga\_trk\_cnt + pga\_acq\_cnt + adc\_acq\_cnt + 8) - 32$$

**Full Rate Mode with PGA bypass:**

For sample rates above 333KHz, the sample rate is adjusted by increasing the  $pga\_trk\_cnt$

$$T_s = (pga\_trk\_cnt + adc\_acq\_cnt + 7) \cdot T_c$$

$$pga\_trk\_cnt = \frac{T_{s\_desired}}{T_c} - adc\_acq\_cnt - 7$$

$T_c = >$  ADC clock rate, typically 8MHz. For example, if  $pga\_trk\_cnt$  is 9 and  $adc\_acq\_cnt$  is 0,  $T_s = 16 \cdot T_c$ . Which results in the target maximum sampling rate of 500Ksps.

**Full Rate Burst Mode with PGA bypass:**

Burst reduced effective sample rate by decimation rate.  $2^{adc\_brst\_cnt}$  samples are collected and averaged to improve the SNR of the output. Only the averaged data sample is output so the data rate is reduced by  $2^{adc\_brst\_cnt}$ .

$$T_s = 2^{adc\_brst\_cnt} (pga\_trk\_cnt + adc\_acq\_cnt + 7) \cdot T_c$$

$$pga\_trk\_cnt = \frac{T_{s\_desired}}{2^{adc\_brst\_cnt} T_c} - adc\_acq\_cnt - 7$$

**Full Rate Scan Mode with PGA bypass:**

For sample rates above 333KHz, the sample rate is adjusted by increasing the  $pga\_trk\_cnt$ .

$$T_s = (pga\_trk\_cnt + adc\_acq\_cnt + 7) \cdot T_c$$

$$pga\_trk\_cnt = \frac{T_{s\_desired}}{T_c} - adc\_acq\_cnt - 7$$

**Full Rate Burst Mode with PGA bypass:**

Burst reduced effective sample rate by the decimation rate.  $2^{adc\_brst\_cnt}$  samples are collected and averaged to improve the SNR of the output. Only the averaged data sample is output so the data rate is reduced by  $2^{adc\_brst\_cnt}$ .

$$T_s = 2^{adc\_brst\_cnt} \cdot (pga\_trk\_cnt + adc\_acq\_cnt + 7) \cdot T_c$$

$$pga\_trk\_cnt = \frac{T_{s\_desired}}{2^{adc\_brst\_cnt} T_c} - adc\_acq\_cnt - 7$$

**Full Rate Scan Mode with PGA bypass:**

Scan mode divides the sample rate across  $N_{scan}$  channels without additional overhead.

$$T_s = N_{scan} \cdot (pga\_trk\_cnt + adc\_acq\_cnt + 7) \cdot T_c$$

$$pga\_trk\_cnt = \frac{T_{s\_desired}}{N_{scan} T_c} - adc\_acq\_cnt - 7$$

**Full Rate Scan and Bypass Mode with PGA bypass:**

Burst adds an additional reduction in sample rate.

$$T_s = N_{scan} 2^{adc\_brst\_cnt} (pga\_trk\_cnt + adc\_acq\_cnt + 7) \cdot T_c$$

$$pga\_trk\_cnt = \frac{T_{s\_desired}}{N_{scan} 2^{adc\_brst\_cnt} T_c} - adc\_acq\_cnt - 7$$

**Low Power Mode with PGA bypass:**

The PGA wake and track counters are not used if the PGA is bypassed. Thus the sample rate calculation is different.

$$T_s = (adc\_acq\_cnt + adc\_slp\_cnt + 24) \cdot T_c$$

$$adc\_slp\_cnt = \frac{T_{s\_desired}}{T_c} - adc\_acq\_cnt - 24$$

In PGA bypass mode, the low power mode can be used for  $T_s \leq 3\mu s$ .

**Low Power Mode and Decimation Filter with PGA bypass:**

The decimation filter can be used in the low power mode with the PGA in bypass mode. The effective sample rate is a function of the decimation rate and the sleep counter. With *decimation\_mode* being set to 1 in `ADC_SetMode()`, the *adc\_brst\_cnt* defines the length of the decimation filter. The sample rate is controlled by adjusting the *adc\_slp\_cnt*

$$T_s = [(2^{adc\_brst\_cnt} - 1) (pga\_trk\_cnt + adc\_acq\_cnt + 7) + adc\_slp\_cnt + adc\_acq\_cnt + 24] \cdot T_c$$

$$adc\_slp\_cnt = \frac{T_{s\_desired}}{T_c} - (2^{adc\_brst\_cnt} - 1) (pga\_trk\_cnt + adc\_acq\_cnt + 7) - adc\_acq\_cnt - 24$$

**Low Power Scan Mode with PGA bypass:**

Low power scan mode is like low power burst except a different channel is sampled each time.

$$T_s = [(N_{scan} - 1) (pga\_trk\_cnt + adc\_acq\_cnt + 7) + adc\_slp\_cnt + adc\_acq\_cnt + 24] \cdot T_c$$

$$adc\_slp\_cnt = \frac{T_{s\_desired}}{T_c} - (N_{scan} - 1) (pga\_trk\_cnt + adc\_acq\_cnt + 7) - adc\_acq\_cnt - 24$$

**Low Power Scan Mode with Burst and PGA bypass:**

In this mode, a burst of each channel is taken.

$$T_s = [(2^{adc\_brst\_cnt} N_{scan} - 1) (pga\_trk\_cnt + adc\_acq\_cnt + 7) + adc\_slp\_cnt + adc\_acq\_cnt + 24] \cdot T_c$$

$$adc\_slp\_cnt = \frac{T_{s\_desired}}{T_c} - (2^{adc\_brst\_cnt} N_{scan} - 1) (pga\_trk\_cnt + adc\_acq\_cnt + 7) - adc\_acq\_cnt - 24$$

## 2.1.2 Enumeration Type Documentation

**enum mxc\_adc\_avg\_mode\_t**

Defines Decimation Filter Modes.

Enumerator

***MXC\_E\_ADC\_AVG\_MODE\_FILTER\_BYPASS*** Decimation Filter ByPassed  
***MXC\_E\_ADC\_AVG\_MODE\_FILTER\_OUTPUT*** Output Average Only  
***MXC\_E\_ADC\_AVG\_MODE\_FILTER\_OUTPUT\_RAW*** Output Average and Raw Data (Test Mode Only)

**enum mxc\_adc\_bi\_pol\_t**

Defines ADC Range Control.

Enumerator

***MXC\_E\_ADC\_BI\_POL\_UNIPOLAR*** Uni-polar operation (0 -> Vref)  
***MXC\_E\_ADC\_BI\_POL\_BIPOLAR*** Bi-polar operation see ADC Range Control



**enum mxc\_adc\_clk\_mode**

Defines ADC Clock Divider Options, Must Run at 8MHz.

Enumerator

***MXC\_E\_ADC\_CLK\_MODE\_FULL*** Do not divide input clock  
***MXC\_E\_ADC\_CLK\_MODE\_HALF*** Divide input clock by 2  
***MXC\_E\_ADC\_CLK\_MODE\_THIRD*** Divide input clock by 3  
***MXC\_E\_ADC\_CLK\_MODE\_FOURTH*** Divide input clock by 4  
***MXC\_E\_ADC\_CLK\_MODE\_SIX*** Divide input clock by 6  
***MXC\_E\_ADC\_CLK\_MODE\_EIGHTH*** Divide input clock by 8  
***MXC\_E\_ADC\_CLK\_MODE\_TWELVE*** Divide input clock by 12

**enum mxc\_adc\_mode\_t**

Defines ADC Modes.

Enumerator

***MXC\_E\_ADC\_MODE\_SMPLCNT\_FULL\_RATE*** Single Mode Full Rate  
***MXC\_E\_ADC\_MODE\_SMPLCNT\_LOW\_POWER*** Single Mode Low Power  
***MXC\_E\_ADC\_MODE\_CONTINUOUS\_FULL\_RATE*** Continuous Mode Full Rate  
***MXC\_E\_ADC\_MODE\_CONTINUOUS\_LOW\_POWER*** Continuous Mode Low Power  
***MXC\_E\_ADC\_MODE\_SMPLCNT\_SCAN\_FULL\_RATE*** Single Mode Full Rate with Scan Enabled  
***MXC\_E\_ADC\_MODE\_SMPLCNT\_SCAN\_LOW\_POWER*** Single Mode Low Power with Scan Enabled  
***MXC\_E\_ADC\_MODE\_CONTINUOUS\_SCAN\_FULL\_RATE*** Continuous Mode Full Rate with Scan Enabled  
***MXC\_E\_ADC\_MODE\_CONTINUOUS\_SCAN\_LOW\_POWER*** Continuous Mode Low Power with Scan Enabled

**enum mxc\_adc\_pga\_gain\_t**

Defines the PGA Gain Options.

Enumerator

***MXC\_E\_ADC\_PGA\_GAIN\_1*** PGA Gain = 1  
***MXC\_E\_ADC\_PGA\_GAIN\_2*** PGA Gain = 2  
***MXC\_E\_ADC\_PGA\_GAIN\_4*** PGA Gain = 4  
***MXC\_E\_ADC\_PGA\_GAIN\_8*** PGA Gain = 8

**enum mxc\_adc\_pga\_mux\_ch\_sel\_t**

Defines Mux Channel Select for the Positive Input to the ADC.

Enumerator

***MXC\_E\_ADC\_PGA\_MUX\_CH\_SEL\_AIN0*** Single Mode Input AIN0+; Diff Mode AIN0+/AIN8-  
***MXC\_E\_ADC\_PGA\_MUX\_CH\_SEL\_AIN1*** Single Mode Input AIN1+; Diff Mode AIN1+/AIN9-  
***MXC\_E\_ADC\_PGA\_MUX\_CH\_SEL\_AIN2*** Single Mode Input AIN2+; Diff Mode AIN2+/AIN10-  
***MXC\_E\_ADC\_PGA\_MUX\_CH\_SEL\_AIN3*** Single Mode Input AIN3+; Diff Mode AIN3+/AIN11-

***MXC\_E\_ADC\_PGA\_MUX\_CH\_SEL\_AIN4*** Single Mode Input AIN4+; Diff Mode AIN4+/AIN12-

***MXC\_E\_ADC\_PGA\_MUX\_CH\_SEL\_AIN5*** Single Mode Input AIN5+; Diff Mode AIN5+/AIN13-

***MXC\_E\_ADC\_PGA\_MUX\_CH\_SEL\_AIN6*** Single Mode Input AIN6+; Diff Mode AIN6+/AIN14-

***MXC\_E\_ADC\_PGA\_MUX\_CH\_SEL\_AIN7*** Single Mode Input AIN7+; Diff Mode AIN7+/AIN15-

***MXC\_E\_ADC\_PGA\_MUX\_CH\_SEL\_AIN8*** Single Mode Input AIN8+

***MXC\_E\_ADC\_PGA\_MUX\_CH\_SEL\_AIN9*** Single Mode Input AIN9+

***MXC\_E\_ADC\_PGA\_MUX\_CH\_SEL\_AIN10*** Single Mode Input AIN10+

***MXC\_E\_ADC\_PGA\_MUX\_CH\_SEL\_AIN11*** Single Mode Input AIN11+

***MXC\_E\_ADC\_PGA\_MUX\_CH\_SEL\_AIN12*** Single Mode Input AIN12+

***MXC\_E\_ADC\_PGA\_MUX\_CH\_SEL\_AIN13*** Single Mode Input AIN13+

***MXC\_E\_ADC\_PGA\_MUX\_CH\_SEL\_AIN14*** Single Mode Input AIN14+

***MXC\_E\_ADC\_PGA\_MUX\_CH\_SEL\_AIN15*** Single Mode Input AIN15+

***MXC\_E\_ADC\_PGA\_MUX\_CH\_SEL\_VSSADC*** Positive Input VSSADC

***MXC\_E\_ADC\_PGA\_MUX\_CH\_SEL\_TMON\_R*** Positive Input TMON\_R

***MXC\_E\_ADC\_PGA\_MUX\_CH\_SEL\_VDDA4*** Positive Input VDDA/4

***MXC\_E\_ADC\_PGA\_MUX\_CH\_SEL\_PWRMON\_TST*** Positive Input PWRMAN\_TST

***MXC\_E\_ADC\_PGA\_MUX\_CH\_SEL\_AIN0DIV*** Positive Input Ain0Div

***MXC\_E\_ADC\_PGA\_MUX\_CH\_SEL\_OUTA*** Positive Input OpAmp OUTA

***MXC\_E\_ADC\_PGA\_MUX\_CH\_SEL\_OUTB*** Positive Input OpAmp OUTB

***MXC\_E\_ADC\_PGA\_MUX\_CH\_SEL\_OUTC*** Positive Input OpAmp OUTC

***MXC\_E\_ADC\_PGA\_MUX\_CH\_SEL\_OUTD*** Positive Input OpAmp OUTD

***MXC\_E\_ADC\_PGA\_MUX\_CH\_SEL\_INAPLUS*** Positive INA+

***MXC\_E\_ADC\_PGA\_MUX\_CH\_SEL\_SNO\_or*** Positive SNO\_or

***MXC\_E\_ADC\_PGA\_MUX\_CH\_SEL\_SCM\_or*** Positive SCM\_or

***MXC\_E\_ADC\_PGA\_MUX\_CH\_SEL\_TPROBE\_SENSE*** Positive TPROBE\_sense

***MXC\_E\_ADC\_PGA\_MUX\_CH\_SEL\_VREFDAC*** Positive VREFDAC

***MXC\_E\_ADC\_PGA\_MUX\_CH\_SEL\_VREFADJ*** Positive VREFADJ

***MXC\_E\_ADC\_PGA\_MUX\_CH\_SEL\_VDD3XTAL*** Positive Vdd3xtal

**enum mxc\_adc\_pga\_mux\_diff\_t**

Decoded with the MUX Channel Select to enable Differential Mode Input to the ADC.

Enumerator

***MXC\_E\_ADC\_PGA\_MUX\_DIFF\_DISABLE*** Differential Mode Disabled

***MXC\_E\_ADC\_PGA\_MUX\_DIFF\_ENABLE*** Differential Mode Enabled

**enum mxc\_adc\_range\_t**

Defines ADC Range Control.

Enumerator

***MXC\_E\_ADC\_RANGE\_HALF*** Bi-polar Operation (-Vref/2 -> Vref/2)

***MXC\_E\_ADC\_RANGE\_FULL*** Bi-polar Operation (-Vref -> Vref)

**enum mxc\_adc\_scan\_cnt\_t**

Defines the number of channels to scan when Scan Mode is enabled.

## Enumerator

***MXC\_E\_ADC\_SCAN\_CNT\_1*** Number of Channels to Scan = 1  
***MXC\_E\_ADC\_SCAN\_CNT\_2*** Number of Channels to Scan = 2  
***MXC\_E\_ADC\_SCAN\_CNT\_3*** Number of Channels to Scan = 3  
***MXC\_E\_ADC\_SCAN\_CNT\_4*** Number of Channels to Scan = 4  
***MXC\_E\_ADC\_SCAN\_CNT\_5*** Number of Channels to Scan = 5  
***MXC\_E\_ADC\_SCAN\_CNT\_6*** Number of Channels to Scan = 6  
***MXC\_E\_ADC\_SCAN\_CNT\_7*** Number of Channels to Scan = 7  
***MXC\_E\_ADC\_SCAN\_CNT\_8*** Number of Channels to Scan = 8

**enum mxc\_adc\_spst\_sw\_ctrl\_t**

Defines the Switch Control Mode.

## Enumerator

***MXC\_E\_ADC\_SPST\_SW\_CTRL\_SOFTWARE*** Switch Control Mode = Software  
***MXC\_E\_ADC\_SPST\_SW\_CTRL\_PULSETRAIN*** Switch Control Mode = Pulse Train

**enum mxc\_adc\_strt\_mode\_t**

Defines ADc StartMode Modes.

## Enumerator

***MXC\_E\_ADC\_STRT\_MODE\_SOFTWARE*** StarMode via Software  
***MXC\_E\_ADC\_STRT\_MODE\_PULSETRAIN*** StarMode via PulseTrain

## 2.1.3 Function Documentation

**int32\_t ADC\_CaptureConfig ( adc\_transport\_t \* *transport*, uint16\_t \* *buf1*, uint32\_t *buf1\_samples*, uint16\_t \* *buf2*, uint32\_t *buf2\_samples*, void (\*)(int32\_t exit\_status, void \*done\_arg) *done\_cb*, void \* *done\_cb\_arg*, uint8\_t *stop* )**

This function will setup a single and re-usable capture object for the ADC input port. For the most efficient usage, the buffer sizes should be a multiple of 3/4 ADC FIFO size.

## Parameters

<i>transport</i>	pointer to state structure. This API will populate the required fields of the struct, no initialization necessary.
<i>buf1</i>	pointer to first RAM allocated capture buffer location, needs to be at least samples*2 bytes long.
<i>buf1_samples</i>	number of samples to place in buf1
<i>buf2</i>	(OPTIONAL) pointer to second buffer for double-buffer style capture
<i>buf2_samples</i>	(OPTIONAL) number of samples to place in buf2
<i>done_cb</i>	(OPTIONAL) pointer to a callback function to be called by ISR when one buffer is full.
<i>done_cb_arg</i>	
<i>stop</i>	stop the capture when all buffers are full or continue forever filling each buffer until ADC_CaptureStop() is called.

## Returns

0 on success

**int32\_t ADC\_CaptureStart ( adc\_transport\_t \* *transport* )**

Start a capture process using a previously allocated handle from ADC\_CaptureConfig().

## Parameters

<i>transport</i>	Return handle from a call to ADC_CaptureConfig().
------------------	---

## Returns

0 => Success. Non zero => error condition.

**int32\_t ADC\_CaptureStop ( adc\_transport\_t \* *transport* )**

Stop a running analog capture that was started without the stop bit set. Capture will complete to the next end of buffer condition and callback function will be called with 'stop\_bit' set.

## Parameters

<i>transport</i>	Return handle from a call to ADC_CaptureConfig().
------------------	---

## Returns

0 => Success. Non zero => error condition.

**uint16\_t ADC\_ManualRead ( void )**

Trigger and read a single sample from the ADC. This function will place the ADC into 'full power' mode, trigger the capture and return the collected data.

## Returns

16-bit data value.

**void ADC\_SetMode ( mxc\_adc\_mode\_t *adc\_mode*, mxc\_adc\_avg\_mode\_t *decimation\_mode*, uint32\_t *decimation\_rate*, mxc\_adc\_bi\_pol\_t *bipolar\_enable*, mxc\_adc\_range\_t *bipolar\_range* )**

Setup ADC Configuration.

## Parameters

<i>adc_mode</i>	ADC Operation Mode
<i>decimation_mode</i>	Turns on/off decimation averaging filter
<i>decimation_rate</i>	Decimation Filter rate if enabled

<i>bipolar_enable</i>	ADC bipolar operation control
<i>bipolar_range</i>	ADC Range Control when in bi-polar mode of operation

```
void ADC_SetMuxSel ( mxc_adc_pga_mux_ch_sel_t mux_ch_sel,  
mxc_adc_pga_mux_diff_t mux_diff )
```

Setup ADC Input Mux.

Parameters

<i>mux_ch_sel</i>	Selection of Input Mux to ADC. Decoded in concert with mux_diff
<i>mux_diff</i>	Select differential or single ended input mode

```
void ADC_SetPGAMode ( uint32_t pga_bypass, mxc_adc_pga_gain_t pga_gain )
```

Setup PGA Configuration.

Parameters

<i>pga_bypass</i>	When set to 1, the PGA is in Bypass Mode
<i>pga_gain</i>	When the PGA is enabled, sets the PGA gain

```
void ADC_SetRate ( uint32_t pga_acq_cnt, uint32_t adc_acq_cnt, uint32_t  
pga_trk_cnt, uint32_t adc_slp_cnt )
```

Set ADC Sample Rate.

Parameters

<i>pga_acq_cnt</i>	PGA Acquisition Count
<i>adc_acq_cnt</i>	ADC Acquisition Count
<i>pga_trk_cnt</i>	PGA Tracking Count
<i>adc_slp_cnt</i>	ADC Sleep Count

```
void ADC_SetScanCount ( mxc_adc_scan_cnt_t scan_cnt )
```

Setup ADC Scan Count.

Parameters

<i>scan_cnt</i>	Number of channels to scan, see enumeration for correct values.
-----------------	---

```
void ADC_SetScanDesc ( uint8_t scan_desc_index, uint8_t mux_diff, uint8_t pga_gain,  
uint8_t mux_ch_sel )
```

Setup Scan Mode Channel Configuration.

Parameters

<i>scan_desc_index</i>	Specifies the number of the scan channel being configured
<i>mux_diff</i>	Selects differential or single ended input mode for the selected channel
<i>pga_gain</i>	Selects PGA input gain for the selected channel
<i>mux_ch_sel</i>	Selects the input mux for the selected channel

**void ADC\_SetStartMode ( mxc\_adc\_strt\_mode\_t *adc\_strt\_mode* )**

Setup ADC Start Mode.

Parameters

<i>adc_strt_mode</i>	Data Collection Start Mode: 'software' or 'pulse train' control
----------------------	---

## 2.2 AES

### Macros

- `#define MXC_AES_DATA_LEN (128 / 8)`
- `#define MXC_AES_KEY_128_LEN (128 / 8)`
- `#define AES_ECBEncrypt(ptxt, ctxt, mode) AES_ECBOp(ptxt, ctxt, mode, MXC_E_AES_ENCRYPT)`
- `#define AES_ECBDecrypt(ctxt, ptxt, mode) AES_ECBOp(ctxt, ptxt, mode, MXC_E_AES_DECRYPT)`
- `#define AES_ECBEncryptAsync(ptxt, mode, callback) AES_AsyncSetup(ptxt, mode, MXC_E_AES_ENCRYPT_A callback)`
- `#define AES_ECBDecryptAsync(ctxt, mode, callback) AES_AsyncSetup(ctxt, mode, MXC_E_AES_DECRYPT_A callback)`

### Enumerations

- `enum mxc_aes_mode_t`
- `enum mxc_aes_dir_t`
- `enum mxc_aes_ret_t`

### Functions

- `mx_aes_ret_t AES_SetKey (const uint8_t *key, mxc_aes_mode_t mode)`
- `mx_aes_ret_t AES_ECBOp (const uint8_t *in, uint8_t *out, mxc_aes_mode_t mode, mxc_aes_dir_t dir)`
- `mx_aes_ret_t AES_GetOutput (uint8_t *out)`
- `mx_aes_ret_t AES_AsyncSetup (const uint8_t *in, mxc_aes_mode_t mode, mxc_aes_dir_t dir, void(*cb)(void))`

#### 2.2.1 Detailed Description

This is the high level API for the MAX32600 AES encryption engine.

– Key/data format in memory –

These functions expect that key and plain/ciphertext will be stored as a byte array in LSB .. MSB format.

As an example, given the key 0x139a35422f1d61de3c91787fe0507afd, the proper storage order is:

```
uint8_t key[16] = {0xfd, 0x7a, 0x50, 0xe0, 0x7f, 0x78, 0x91, 0x3c, 0xde, 0x61, 0x1d, 0x2f, 0x42, 0x35, 0x9a, 0x13};
```

This is the same order expected by the underlying hardware.

#### 2.2.2 Macro Definition Documentation

```
#define AES_ECBDecrypt(  ctxt,  ptxt,  mode  ) AES_ECBOp(ctxt, ptxt, mode, MXC_E_AES_DECRYPT)
```

Decrypt a block of ciphertext with the loaded AES key, blocks until complete.

## Parameters

<i>ctxt</i>	Pointer to ciphertext output array (always 16 bytes)
<i>ptxt</i>	Pointer to plaintext input array (always 16 bytes)
<i>mode</i>	Selects key length, valid modes found in <code>mxs_aes_mode_t</code>

```
#define AES_ECBDecryptAsync( ctxt, mode, callback ) AES_AsyncSetup(ctxt, mode, MXC_E_AES_DECRYPT_ASYNC, callback)
```

Starts encryption of a block, enables interrupt, and returns immediately. Use `AES_GetOutput()` to retrieve result after interrupt fires.

## Parameters

<i>ctxt</i>	Pointer to ciphertext output array (always 16 bytes)
<i>mode</i>	Selects key length, valid modes found in <code>mxs_aes_mode_t</code>
<i>callback</i>	Function to be called when AES operation complete, prototype is <code>void callback(void)</code>

```
#define AES_ECBEncrypt( ptxt, ctxt, mode ) AES_ECBOp(ptxt, ctxt, mode, MXC_E_AES_ENCRYPT)
```

Encrypt a block of plaintext with the loaded AES key, blocks until complete.

## Parameters

<i>ptxt</i>	Pointer to plaintext input array (always 16 bytes)
<i>ctxt</i>	Pointer to ciphertext output array (always 16 bytes)
<i>mode</i>	Selects key length, valid modes found in <code>mxs_aes_mode_t</code>

```
#define AES_ECBEncryptAsync( ptxt, mode, callback ) AES_AsyncSetup(ptxt, mode, MXC_E_AES_ENCRYPT_ASYNC, callback)
```

Starts encryption of a block, enables interrupt, and returns immediately. Use `AES_GetOutput()` to retrieve result after interrupt fires.

## Parameters

<i>ptxt</i>	Pointer to plaintext input array (always 16 bytes)
<i>mode</i>	Selects key length, valid modes found in <code>mxs_aes_mode_t</code>
<i>callback</i>	Function to be called when AES operation complete, prototype is <code>void callback(void)</code>

## 2.2.3 Enumeration Type Documentation

```
enum mxs_aes_dir_t
```

Direction select.

## Enumerator

```
MXC_E_AES_ENCRYPT    Encrypt (blocking)
MXC_E_AES_ENCRYPT_ASYNC  Encrypt (interrupt-driven)
MXC_E_AES_DECRYPT    Decrypt (blocking)
MXC_E_AES_DECRYPT_ASYNC  Decrypt (interrupt-driven)
```



**enum mxc\_aes\_mode\_t**

Key size selection (bits)

Enumerator

***MXC\_E\_AES\_MODE\_128*** 128-bit key  
***MXC\_E\_AES\_MODE\_192*** 192-bit key  
***MXC\_E\_AES\_MODE\_256*** 256-bit key

**enum mxc\_aes\_ret\_t**

Standardized return codes for the AES module.

Enumerator

***MXC\_E\_AES\_ERR*** Error  
***MXC\_E\_AES\_OK*** No error  
***MXC\_E\_AES\_BUSY*** Engine busy, try again later

## 2.2.4 Function Documentation

**mxc\_aes\_ret\_t AES\_ECBOp ( const uint8\_t \* *in*, uint8\_t \* *out*, mxc\_aes\_mode\_t *mode*, mxc\_aes\_dir\_t *dir* )**

Encrypt/decrypt an input block with the loaded AES key.

Parameters

<i>in</i>	Pointer to input array (always 16 bytes)
<i>out</i>	Pointer to output array (always 16 bytes)

**mxc\_aes\_ret\_t AES\_GetOutput ( uint8\_t \* *out* )**

Read the AES output memory, used for asynchronous encryption, and clears interrupt flag.

Parameters

<i>out</i>	Pointer to output array (always 16 bytes)
------------	---

**mxc\_aes\_ret\_t AES\_SetKey ( const uint8\_t \* *key*, mxc\_aes\_mode\_t *mode* )**

Configure AES block with keying material.

Parameters

<i>key</i>	128, 192, or 256 bit keying material
<i>mode</i>	Selects key length, valid modes found in mxc_aes_mode_t

## 2.3 AFE

### Enumerations

- enum mxc\_opamp\_pos\_in\_t
- enum mxc\_opamp\_neg\_in\_t
- enum mxc\_opamp\_neg\_pad\_t
- enum mxc\_lpc\_pos\_in\_t
- enum mxc\_lpc\_neg\_in\_t
- enum mxc\_opamp\_mode\_t
- enum mxc\_afe\_in\_mode\_opamp\_t
- enum mxc\_afe\_led\_cfg\_port\_t
- enum mxc\_afe\_en\_wud\_comp\_t
- enum mxc\_afe\_in\_mode\_comp\_t
- enum mxc\_afe\_bias\_mode\_comp\_t
- enum mxc\_afe\_tmon\_current\_t
- enum mxc\_afe\_ref\_volt\_sel\_t
- enum mxc\_afe\_dac\_ref\_t
- enum mxc\_afe\_hyst\_comp\_t
- enum mxc\_afe\_scm\_or\_sel\_t
- enum mxc\_afe\_sno\_or\_sel\_t
- enum mxc\_afe\_dacx\_sel\_t
- enum mxc\_afe\_close\_spst\_t
- enum mxc\_afe\_gnd\_sel\_opamp\_t
- enum mxc\_afe\_p\_in\_sel\_opamp\_t
- enum mxc\_afe\_n\_in\_sel\_opamp\_t
- enum mxc\_afe\_dac\_sel\_t
- enum mxc\_afe\_npad\_sel\_t
- enum mxc\_afe\_pos\_in\_sel\_comp\_t
- enum mxc\_afe\_neg\_in\_sel\_comp\_t

### Functions

- void AFE\_OpAmpSetup (uint8\_t opamp\_index, mxc\_opamp\_mode\_t mode, mxc\_opamp\_pos\_in\_t pos\_input, mxc\_opamp\_neg\_in\_t neg\_input, mxc\_afe\_in\_mode\_opamp\_t opamp\_inmode)
- void AFE\_OpAmpEnable (uint8\_t opamp\_index)
- void AFE\_OpAmpDisable (uint8\_t opamp\_index)
- void AFE\_OpAmpSetupInt (uint8\_t opamp\_index, void(\*intr\_cb)(void \*arg), void \*cb\_arg)
- void AFE\_LPCSetup (uint8\_t lpc\_index, mxc\_lpc\_pos\_in\_t pos\_input, mxc\_lpc\_neg\_in\_t neg\_input, mxc\_afe\_in\_mode\_comp\_t cmp\_inmode)
- void AFE\_LPCEnable (uint8\_t lpc\_index)
- void AFE\_LPCDisable (uint8\_t lpc\_index)
- void AFE\_LPCConfig (uint8\_t lpc\_index, mxc\_afe\_bias\_mode\_comp\_t cmp\_bias, mxc\_afe\_hyst\_comp\_t hysteresis, uint8\_t tp\_polarity)
- void AFE\_LPCSetupInt (uint8\_t lpc\_index, void(\*intr\_cb)(void \*arg), void \*cb\_arg)
- void AFE\_ADCVRefEnable (mxc\_afe\_ref\_volt\_sel\_t adc\_refsel)

- void AFE\_ADCVRefDisable (uint8\_t fast\_power\_down)
- void AFE\_DACVRefEnable (mxc\_afe\_ref\_volt\_sel\_t dac\_refsel, mxc\_afe\_dac\_ref\_t dacsels)
- void AFE\_DACVRefDisable (uint8\_t fast\_power\_down)
- void AFE\_VRefExtBandgapSetup (uint8\_t v1extadj)
- void AFE\_SetSwitchState (uint8\_t switch\_index, mxc\_afe\_close\_spst\_t state)
- void AFE\_SetSwitchMode (uint8\_t switch\_index, mxc\_adc\_spst\_sw\_ctrl\_t switch\_mode)
- void AFE\_LEDConfig (uint8\_t port\_index, mxc\_afe\_led\_cfg\_port\_t led\_cfg)
- void AFE\_GndSwitchSet (uint8\_t opamp\_index, mxc\_afe\_gnd\_sel\_opamp\_t state)
- void AFE\_NpadSetup (uint8\_t opamp\_index, mxc\_opamp\_neg\_pad\_t npad\_select)

### 2.3.1 Detailed Description

This is the high level API for the analog front end module of the MAX32600 family of ARM Cortex based embedded microcontrollers.

### 2.3.2 Enumeration Type Documentation

**enum mxc\_afe\_bias\_mode\_comp\_t**

LPC Bias.

Enumerator

***MXC\_E\_AFE\_BIAS\_MODE\_COMP\_0*** BIAS 0.52uA Delay 4.0us  
***MXC\_E\_AFE\_BIAS\_MODE\_COMP\_1*** BIAS 1.4uA Delay 1.7us  
***MXC\_E\_AFE\_BIAS\_MODE\_COMP\_2*** BIAS 2.8uA Delay 1.1us  
***MXC\_E\_AFE\_BIAS\_MODE\_COMP\_3*** BIAS 5.1uA Delay 0.7us

**enum mxc\_afe\_close\_spst\_t**

Selection for state of Switch.

Enumerator

***MXC\_E\_AFE\_CLOSE\_SPST\_SWITCH\_OPEN*** Switch is OPEN  
***MXC\_E\_AFE\_CLOSE\_SPST\_SWITCH\_CLOSE*** Switch is CLOSED

**enum mxc\_afe\_dac\_ref\_t**

Selection for DAC Voltage Reference, REFADC or REFDAC.

Enumerator

***MXC\_E\_AFE\_DAC\_REF\_REFADC*** DAC Voltage Reference = REFADC  
***MXC\_E\_AFE\_DAC\_REF\_REFDAC*** DAC Voltage Reference = REFDAC

**enum mxc\_afe\_dac\_sel\_t**

MUX Selection for DAC\_sel.

Enumerator

***MXC\_E\_AFE\_DAC\_SEL\_DAC0*** DAC\_or = DAC0  
***MXC\_E\_AFE\_DAC\_SEL\_DAC1*** DAC\_or = DAC1  
***MXC\_E\_AFE\_DAC\_SEL\_DAC2P*** DAC\_or = DAC2P

***MXC\_E\_AFE\_DAC\_SEL\_DAC3P*** DAC\_or = DAC3P

**enum mxc\_afe\_dacx\_sel\_t**

Selection for MUX DACx\_sel.

Enumerator

***MXC\_E\_AFE\_DACX\_SEL\_P*** dacx = DACOP

***MXC\_E\_AFE\_DACX\_SEL\_N*** dacx = DACON

**enum mxc\_afe\_en\_wud\_comp\_t**

Setup of Wake Up Detector for LPCs.

Enumerator

***MXC\_E\_AFE\_EN\_WUD\_COMP\_IDLE*** IDLE

***MXC\_E\_AFE\_EN\_WUD\_COMP\_FALLING\_EDGE*** Activate WUD for falling edges

***MXC\_E\_AFE\_EN\_WUD\_COMP\_RISING\_EDGE*** Activate WUD for rising edges

**enum mxc\_afe\_gnd\_sel\_opamp\_t**

Switch to Connect Positive Pad to GND.

Enumerator

***MXC\_E\_AFE\_GND\_SEL\_OPAMP\_SWITCH\_OPEN*** Positive Pad GND Switch OPEN

***MXC\_E\_AFE\_GND\_SEL\_OPAMP\_SWITCH\_CLOSED*** Positive Pad GND Switch CLOSED

**enum mxc\_afe\_hyst\_comp\_t**

Selection for LPC Hysteresis.

Enumerator

***MXC\_E\_AFE\_HYST\_COMP\_0*** LPC Hysteresis = 0 mV

***MXC\_E\_AFE\_HYST\_COMP\_1*** LPC Hysteresis = 7.5 mV

***MXC\_E\_AFE\_HYST\_COMP\_2*** LPC Hysteresis = 15 mV

***MXC\_E\_AFE\_HYST\_COMP\_3*** LPC Hysteresis = 30 mV

**enum mxc\_afe\_in\_mode\_comp\_t**

LPC InMode.

Enumerator

***MXC\_E\_AFE\_IN\_MODE\_COMP\_NCH\_PCH*** InMode: both Nch and Pch

***MXC\_E\_AFE\_IN\_MODE\_COMP\_NCH*** InMode: only Nch

***MXC\_E\_AFE\_IN\_MODE\_COMP\_PCH*** InMode: only Pch

**enum mxc\_afe\_in\_mode\_opamp\_t**

OpAmp InMode.

Enumerator

***MXC\_E\_AFE\_IN\_MODE\_OPAMP\_NCH\_PCH*** InMode: both Nch and Pch

***MXC\_E\_AFE\_IN\_MODE\_OPAMP\_NCH*** InMode: only Nch  
***MXC\_E\_AFE\_IN\_MODE\_OPAMP\_PCH*** InMode: only Pch

**enum mxc\_afe\_led\_cfg\_port\_t**

Defines Configure Options for the LED Ports.

Enumerator

***MXC\_E\_AFE\_LED\_CFG\_PORT\_OPAMP\_A\_C*** LED Sink Port 0 with OpAmp A, LED Sink Port 1 with OpAmp C  
***MXC\_E\_AFE\_LED\_CFG\_PORT\_OPAMP\_B\_D*** LED Sink Port 0 with OpAmp B, LED Sink Port 1 with OpAmp D  
***MXC\_E\_AFE\_LED\_CFG\_PORT\_DISABLED*** Disable LED Sink Port 0, Disable LED Sink Port 1

**enum mxc\_afe\_n\_in\_sel\_opamp\_t**

MUX Selection for OpNsel.

Enumerator

***MXC\_E\_AFE\_N\_IN\_SEL\_OPAMP\_INMINUS*** OpNsel = INx-  
***MXC\_E\_AFE\_N\_IN\_SEL\_OPAMP\_OUT*** OpNsel = OUTx  
***MXC\_E\_AFE\_N\_IN\_SEL\_OPAMP\_SCM\_OR*** OpNsel = SCM\_or  
***MXC\_E\_AFE\_N\_IN\_SEL\_OPAMP\_SCM\_OR\_AND\_INMINUS*** OpNsel = SCM\_or also output on INx-

**enum mxc\_afe\_neg\_in\_sel\_comp\_t**

MUX Selection for CmpNSel.

Enumerator

***MXC\_E\_AFE\_NEG\_IN\_SEL\_COMP\_INMINUS*** CmpNSel = INx-  
***MXC\_E\_AFE\_NEG\_IN\_SEL\_COMP\_SNO*** CmpNSel = SNO  
***MXC\_E\_AFE\_NEG\_IN\_SEL\_COMP\_DAC0*** CmpNSel = dac0  
***MXC\_E\_AFE\_NEG\_IN\_SEL\_COMP\_DAC2P*** CmpNSel = DAC2P  
***MXC\_E\_AFE\_NEG\_IN\_SEL\_COMP\_LED\_OBS\_PORT*** CmpNSel = LED Observation Port  
***MXC\_E\_AFE\_NEG\_IN\_SEL\_COMP\_DAC0\_AND\_INMINUS*** CmpNSel = dac0 also output on INx-  
***MXC\_E\_AFE\_NEG\_IN\_SEL\_COMP\_DAC2P\_AND\_INMINUS*** CmpNSel = DAC2 also output on INx-  
***MXC\_E\_AFE\_NEG\_IN\_SEL\_COMP\_DAC2P\_AND\_SNO*** CmpNSel = DAC2 also output on SNO

**enum mxc\_afe\_npad\_sel\_t**

MUX Selection for NPAD\_sel.

Enumerator

***MXC\_E\_AFE\_NPAD\_SEL\_HIZ*** NPAD\_Sel = HIZ  
***MXC\_E\_AFE\_NPAD\_SEL\_LED\_OBS\_PORT*** NPAD\_Sel = LED Observe Port  
***MXC\_E\_AFE\_NPAD\_SEL\_DAC\_OR*** NPAD\_Sel = DAC\_or

***MXC\_E\_AFE\_NPAD\_SEL\_DAC\_OR\_AND\_LED\_OBS\_PORT*** NPAD\_Sel = DAC\_or and LED Observe Port

**enum mxc\_afe\_p\_in\_sel\_opamp\_t**

MUX Selection for OpPsel.

Enumerator

***MXC\_E\_AFE\_P\_IN\_SEL\_OPAMP\_INPLUS*** OpPsel = INx+  
***MXC\_E\_AFE\_P\_IN\_SEL\_OPAMP\_DAC\_OR*** OpPsel = DAC\_or  
***MXC\_E\_AFE\_P\_IN\_SEL\_OPAMP\_SNO\_OR*** OpPsel = SNO\_or  
***MXC\_E\_AFE\_P\_IN\_SEL\_OPAMP\_DAC\_OR\_AND\_INPLUS*** OpPsel = DAC\_or also output on INx+

**enum mxc\_afe\_pos\_in\_sel\_comp\_t**

MUX Selection for CmpPSel.

Enumerator

***MXC\_E\_AFE\_POS\_IN\_SEL\_COMP\_INPLUS*** CmpPSel = INx+  
***MXC\_E\_AFE\_POS\_IN\_SEL\_COMP\_SCM*** CmpPSel = SCM  
***MXC\_E\_AFE\_POS\_IN\_SEL\_COMP\_DAC1*** CmpPSel = dac1  
***MXC\_E\_AFE\_POS\_IN\_SEL\_COMP\_DAC3P*** CmpPSel = DAC3P  
***MXC\_E\_AFE\_POS\_IN\_SEL\_COMP\_LED\_OBS\_PORT*** CmpPSel = LED Observe Port  
***MXC\_E\_AFE\_POS\_IN\_SEL\_COMP\_DAC1\_AND\_INPLUS*** CmpPSel = dac1 also output on INx+  
***MXC\_E\_AFE\_POS\_IN\_SEL\_COMP\_DAC3P\_AND\_INPLUS*** CmpPSel = DAC3P also output on INx+  
***MXC\_E\_AFE\_POS\_IN\_SEL\_COMP\_DAC1\_AND\_SCM*** CmpPSel = dac1 also output on SCM

**enum mxc\_afe\_ref\_volt\_sel\_t**

REFADC and REFDAC Voltage Select.

Enumerator

***MXC\_E\_AFE\_REF\_VOLT\_SEL\_1024*** Voltage Reference = 1.024 V  
***MXC\_E\_AFE\_REF\_VOLT\_SEL\_1500*** Voltage Reference = 1.5 V  
***MXC\_E\_AFE\_REF\_VOLT\_SEL\_2048*** Voltage Reference = 2.048 V  
***MXC\_E\_AFE\_REF\_VOLT\_SEL\_2500*** Voltage Reference = 2.5 V

**enum mxc\_afe\_scm\_or\_sel\_t**

Selection for MUX for SCM\_or\_sel.

Enumerator

***MXC\_E\_AFE\_SCM\_OR\_SEL\_HIZ*** SCM\_or = HIZ  
***MXC\_E\_AFE\_SCM\_OR\_SEL\_SCM0*** SCM\_or = SCM0  
***MXC\_E\_AFE\_SCM\_OR\_SEL\_SCM1*** SCM\_or = SCM1  
***MXC\_E\_AFE\_SCM\_OR\_SEL\_SCM2*** SCM\_or = SCM2  
***MXC\_E\_AFE\_SCM\_OR\_SEL\_SCM3*** SCM\_or = SCM3

**enum mxc\_afe\_sno\_or\_sel\_t**

Selection for MUX for SNO\_or\_sel.

Enumerator

***MXC\_E\_AFE\_SNO\_OR\_SEL\_HIZ*** SNO\_or = HIZ  
***MXC\_E\_AFE\_SNO\_OR\_SEL\_SNO0*** SNO\_or = SNO0  
***MXC\_E\_AFE\_SNO\_OR\_SEL\_SNO1*** SNO\_or = SNO1  
***MXC\_E\_AFE\_SNO\_OR\_SEL\_SNO2*** SNO\_or = SNO2  
***MXC\_E\_AFE\_SNO\_OR\_SEL\_SNO3*** SNO\_or = SNO3

**enum mxc\_afe\_tmon\_current\_t**

TMON Current Value.

Enumerator

***MXC\_E\_AFE\_TMON\_CURRENT\_VAL\_0*** TMON Current 4uA  
***MXC\_E\_AFE\_TMON\_CURRENT\_VAL\_1*** TMON Current 60uA  
***MXC\_E\_AFE\_TMON\_CURRENT\_VAL\_2*** TMON Current 64uA  
***MXC\_E\_AFE\_TMON\_CURRENT\_VAL\_3*** TMON Current 120uA

**enum mxc\_lpc\_neg\_in\_t**

LPC Negative Input.

Enumerator

***MXC\_E\_AFE\_LPC\_NEG\_IN\_PAD\_INxN*** LPC Negative Input = PAD\_INxN  
***MXC\_E\_AFE\_LPC\_NEG\_IN\_SNOx*** LPC Negative Input = SNOx  
***MXC\_E\_AFE\_LPC\_NEG\_IN\_DAC0P*** LPC Negative Input = DAC0p  
***MXC\_E\_AFE\_LPC\_NEG\_IN\_DAC0N*** LPC Negative Input = DAC0n  
***MXC\_E\_AFE\_LPC\_NEG\_IN\_DAC2P*** LPC Negative Input = DAC2p  
***MXC\_E\_AFE\_LPC\_NEG\_IN\_LED\_OBS\_PORT*** LPC Negative Input = LED Observation Port  
***MXC\_E\_AFE\_LPC\_NEG\_IN\_DAC0P\_AND\_INxN*** LPC Negative Input = DAC0p output on INxN  
***MXC\_E\_AFE\_LPC\_NEG\_IN\_DAC0N\_AND\_INxN*** LPC Negative Input = DAC0n output on INxN  
***MXC\_E\_AFE\_LPC\_NEG\_IN\_DAC2P\_AND\_INxN*** LPC Negative Input = DAC2p output on INxN  
***MXC\_E\_AFE\_LPC\_NEG\_IN\_DAC2P\_AND\_SNO*** LPC Negative Input = DAC2p output on SNO

**enum mxc\_lpc\_pos\_in\_t**

LPC Positive Input.

Enumerator

***MXC\_E\_AFE\_LPC\_POS\_IN\_PAD\_INxP*** LPC Positive Input = PAD\_INxP  
***MXC\_E\_AFE\_LPC\_POS\_IN\_SCMx*** LPC Positive Input = SCMx  
***MXC\_E\_AFE\_LPC\_POS\_IN\_DAC1P*** LPC Positive Input = DAC1p  
***MXC\_E\_AFE\_LPC\_POS\_IN\_DAC1N*** LPC Positive Input = DAC1n  
***MXC\_E\_AFE\_LPC\_POS\_IN\_DAC3P*** LPC Positive Input = DAC3p  
***MXC\_E\_AFE\_LPC\_POS\_IN\_LED\_OBS\_PORT*** LPC Positive Input = LED Observation Port

***MXC\_E\_AFE\_LPC\_POS\_IN\_DAC1P\_AND\_INxP*** LPC Positive Input = DAC1P output on INxP  
***MXC\_E\_AFE\_LPC\_POS\_IN\_DAC1N\_AND\_INxP*** LPC Positive Input = DAC1N output on INxP  
***MXC\_E\_AFE\_LPC\_POS\_IN\_DAC3P\_AND\_INxP*** LPC Positive Input = DAC3P output on INxP  
***MXC\_E\_AFE\_LPC\_POS\_IN\_DAC1P\_AND\_SCM*** LPC Positive Input = DAC1P output on SCM  
***MXC\_E\_AFE\_LPC\_POS\_IN\_DAC1N\_AND\_SCM*** LPC Positive Input = DAC1N output on SCM

**enum mxc\_opamp\_mode\_t**

OpAmp vs Comparator Mode.

Enumerator

***MXC\_E\_AFE\_OPAMP\_MODE\_OPAMP*** MODE = OpAmp Mode  
***MXC\_E\_AFE\_OPAMP\_MODE\_COMP*** MODE = Comparator Mode

**enum mxc\_opamp\_neg\_in\_t**

OpAmp Negative Input.

Enumerator

***MXC\_E\_AFE\_OPAMP\_NEG\_IN\_PAD\_INxN*** OpAmp Negative Input = PAD\_INxN  
***MXC\_E\_AFE\_OPAMP\_NEG\_IN\_OUTx*** OpAmp Negative Input = OUTx  
***MXC\_E\_AFE\_OPAMP\_NEG\_IN\_SCM\_HIZ*** OpAmp Negative Input = SCM\_HIZ  
***MXC\_E\_AFE\_OPAMP\_NEG\_IN\_SCM0*** OpAmp Negative Input = SCM0  
***MXC\_E\_AFE\_OPAMP\_NEG\_IN\_SCM1*** OpAmp Negative Input = SCM1  
***MXC\_E\_AFE\_OPAMP\_NEG\_IN\_SCM2*** OpAmp Negative Input = SCM2  
***MXC\_E\_AFE\_OPAMP\_NEG\_IN\_SCM3*** OpAmp Negative Input = SCM3  
***MXC\_E\_AFE\_OPAMP\_NEG\_IN\_SCM\_HIZ\_INxN*** OpAmp Negative Input = SCM\_HIZ output to INxN  
***MXC\_E\_AFE\_OPAMP\_NEG\_IN\_SCM0\_INxN*** OpAmp Negative Input = SCM0 output to INxN  
***MXC\_E\_AFE\_OPAMP\_NEG\_IN\_SCM1\_INxN*** OpAmp Negative Input = SCM1 output to INxN  
***MXC\_E\_AFE\_OPAMP\_NEG\_IN\_SCM2\_INxN*** OpAmp Negative Input = SCM2 output to INxN  
***MXC\_E\_AFE\_OPAMP\_NEG\_IN\_SCM3\_INxN*** OpAmp Negative Input = SCM3 output to INxN

**enum mxc\_opamp\_neg\_pad\_t**

OpAmp negative PAD Selection.

Enumerator

***MXC\_E\_AFE\_OPAMP\_NEG\_PAD\_OFF*** OpAmp Negative Pad Selection = OFF  
***MXC\_E\_AFE\_OPAMP\_NEG\_PAD\_LED\_OBS\_PORT*** OpAmp Negative Pad Selection = LED Observe Port  
***MXC\_E\_AFE\_OPAMP\_NEG\_PAD\_DAC0P*** OpAmp Negative Pad Selection = DAC0p  
***MXC\_E\_AFE\_OPAMP\_NEG\_PAD\_DAC0N*** OpAmp Negative Pad Selection = DAC0n  
***MXC\_E\_AFE\_OPAMP\_NEG\_PAD\_DAC1P*** OpAmp Negative Pad Selection = DAC1p  
***MXC\_E\_AFE\_OPAMP\_NEG\_PAD\_DAC1N*** OpAmp Negative Pad Selection = DAC1n



***MXC\_E\_AFE\_OPAMP\_NEG\_PAD\_DAC2P*** OpAmp Negative Pad Selection = DAC2p  
***MXC\_E\_AFE\_OPAMP\_NEG\_PAD\_DAC3P*** OpAmp Negative Pad Selection = DAC3p  
***MXC\_E\_AFE\_OPAMP\_NEG\_PAD\_DAC0P\_AND\_LED\_OBS\_PORT*** OpAmp Negative Pad Selection = DAC0p and LED Obs Port  
***MXC\_E\_AFE\_OPAMP\_NEG\_PAD\_DAC0N\_AND\_LED\_OBS\_PORT*** OpAmp Negative Pad Selection = DAC0n and LED Obs Port  
***MXC\_E\_AFE\_OPAMP\_NEG\_PAD\_DAC1P\_AND\_LED\_OBS\_PORT*** OpAmp Negative Pad Selection = DAC1p and LED Obs Port  
***MXC\_E\_AFE\_OPAMP\_NEG\_PAD\_DAC1N\_AND\_LED\_OBS\_PORT*** OpAmp Negative Pad Selection = DAC1n and LED Obs Port  
***MXC\_E\_AFE\_OPAMP\_NEG\_PAD\_DAC2P\_AND\_LED\_OBS\_PORT*** OpAmp Negative Pad Selection = DAC2p and LED Obs Port  
***MXC\_E\_AFE\_OPAMP\_NEG\_PAD\_DAC3P\_AND\_LED\_OBS\_PORT*** OpAmp Negative Pad Selection = DAC3p and LED Obs Port

**enum mxc\_opamp\_pos\_in\_t**

OpAmp Positive Input.

Enumerator

***MXC\_E\_AFE\_OPAMP\_POS\_IN\_PAD\_INxP*** OpAmp Positive Input = PAD\_INxP  
***MXC\_E\_AFE\_OPAMP\_POS\_IN\_DAC0P*** OpAmp Positive Input = DAC0p  
***MXC\_E\_AFE\_OPAMP\_POS\_IN\_DAC0N*** OpAmp Positive Input = DAC0n  
***MXC\_E\_AFE\_OPAMP\_POS\_IN\_DAC1P*** OpAmp Positive Input = DAC1p  
***MXC\_E\_AFE\_OPAMP\_POS\_IN\_DAC1N*** OpAmp Positive Input = DAC1n  
***MXC\_E\_AFE\_OPAMP\_POS\_IN\_DAC2P*** OpAmp Positive Input = DAC2p  
***MXC\_E\_AFE\_OPAMP\_POS\_IN\_DAC3P*** OpAmp Positive Input = DAC3p  
***MXC\_E\_AFE\_OPAMP\_POS\_IN\_SNO\_HIZ*** OpAmp Positive Input = SNO\_HIZ  
***MXC\_E\_AFE\_OPAMP\_POS\_IN\_SNO0*** OpAmp Positive Input = SNO0  
***MXC\_E\_AFE\_OPAMP\_POS\_IN\_SNO1*** OpAmp Positive Input = SNO1  
***MXC\_E\_AFE\_OPAMP\_POS\_IN\_SNO2*** OpAmp Positive Input = SNO2  
***MXC\_E\_AFE\_OPAMP\_POS\_IN\_SNO3*** OpAmp Positive Input = SNO3  
***MXC\_E\_AFE\_OPAMP\_POS\_IN\_DAC0P\_INxP*** OpAmp Positive Input = DAC0p output to INxP  
***MXC\_E\_AFE\_OPAMP\_POS\_IN\_DAC0N\_INxP*** OpAmp Positive Input = DAC0n output to INxP  
***MXC\_E\_AFE\_OPAMP\_POS\_IN\_DAC1P\_INxP*** OpAmp Positive Input = DAC1p output to INxP  
***MXC\_E\_AFE\_OPAMP\_POS\_IN\_DAC1N\_INxP*** OpAmp Positive Input = DAC1n output to INxP  
***MXC\_E\_AFE\_OPAMP\_POS\_IN\_DAC2P\_INxP*** OpAmp Positive Input = DAC2p output to INxP  
***MXC\_E\_AFE\_OPAMP\_POS\_IN\_DAC3P\_INxP*** OpAmp Positive Input = DAC3p output to INxP

### 2.3.3 Function Documentation

**void AFE\_ADCVRefDisable ( uint8\_t *fast\_power\_down* )**

Disable the internal ADC Voltage Reference, switches ADC reference voltage to external source.

## Parameters

<i>fast_power_down</i>	Enable or disable the pull-down resistor on the voltage reference
------------------------	---

**void AFE\_ADCVRefEnable ( mxc\_afe\_ref\_volt\_sel\_t *adc\_refsel* )**

Enable the internal ADC Voltage Reference.

## Parameters

<i>adc_refsel</i>	Value set to the internal ADC reference.
-------------------	--

**void AFE\_DACVRefDisable ( uint8\_t *fast\_power\_down* )**

Disable the internal DAC Voltage Reference, switches DAC reference voltage to external source.

## Parameters

<i>fast_power_down</i>	Enable or disable the pull-down resistor on the voltage reference
------------------------	---

**void AFE\_DACVRefEnable ( mxc\_afe\_ref\_volt\_sel\_t *dac\_refsel*, mxc\_afe\_dac\_ref\_t *dacsel* )**

Enable the internal DAC Voltage Reference.

## Parameters

<i>dac_refsel</i>	Value set to the internal DAC reference.
<i>dacsel</i>	Select internal source for the DAC reference.

**void AFE\_GndSwitchSet ( uint8\_t *opamp\_index*, mxc\_afe\_gnd\_sel\_opamp\_t *state* )**

Setup of GND Switch on Positive Pad of Opamp.

## Parameters

<i>opamp_index</i>	Index of OpAmp to use.
<i>state</i>	Open or close the switch to ground.

**void AFE\_LEDConfig ( uint8\_t *port\_index*, mxc\_afe\_led\_cfg\_port\_t *led\_cfg* )**

Setup of LED current sink port. See hardware documentation for details on the current sink ports designed for driving LEDs.

## Parameters

<i>port_index</i>	LED drive port number.
-------------------	------------------------

<i>led_cfg</i>	Configuration value.
----------------	----------------------

**void AFE\_LPCConfig ( uint8\_t *lpc\_index*, mxc\_afe\_bias\_mode\_comp\_t *cmp\_bias*, mxc\_afe\_hyst\_comp\_t *hysteresis*, uint8\_t *tp\_polarity* )**

Configuration of Low Power Comparators (LPC)

Parameters

<i>lpc_index</i>	Index for the comparator to use.
<i>cmp_bias</i>	Set the power usage and reaction speed time
<i>hysteresis</i>	Set the magnitude of the comparator hysteresis
<i>tp_polarity</i>	$V_p > V_n + V_{hys} = 0$ , $V_p < V_n - V_{hys} = 1$ .

**void AFE\_LPCDisable ( uint8\_t *lpc\_index* )**

Power Disable of LPCs.

Parameters

<i>lpc_index</i>	Index for the comparator to use.
------------------	----------------------------------

**void AFE\_LPCEnable ( uint8\_t *lpc\_index* )**

Power Enable of LPCs.

Parameters

<i>lpc_index</i>	Index for the comparator to use.
------------------	----------------------------------

**void AFE\_LPCSetup ( uint8\_t *lpc\_index*, mxc\_lpc\_pos\_in\_t *pos\_input*, mxc\_lpc\_neg\_in\_t *neg\_input*, mxc\_afe\_in\_mode\_comp\_t *cmp\_inmode* )**

Setup of Low Power Comparators (LPC)

Parameters

<i>lpc_index</i>	Index for the comparator to use.
<i>pos_input</i>	MUXs of possible inputs for positive side of the comparator.
<i>neg_input</i>	MUXs of possible inputs for negative side of the comparator.
<i>cmp_inmode</i>	Comparator modes.

**void AFE\_LPCSetupInt ( uint8\_t *lpc\_index*, void(\*) (void \*arg) *intr\_cb*, void \* *cb\_arg* )**

Setup and activate an interrupt for a Low Power Comparator (LPC)

Parameters

<i>lpc_index</i>	Index for the comparator to use.
<i>intr_cb</i>	Function pointer to callback function. If NULL pointer is passed, CPU interrupt is not activated and PMU interrupt will be activated
<i>cb_arg</i>	Pointer passed to the callback function.

**void AFE\_NpadSetup ( uint8\_t *opamp\_index*, mxc\_opamp\_neg\_pad\_t *npad\_select* )**

NPAD Select for OpAmp.

Parameters

<i>opamp_index</i>	Index of OpAmp to use.
<i>npad_select</i>	Select connection for the negative pad on the opamp.

**void AFE\_OpAmpDisable ( uint8\_t *opamp\_index* )**

Power Disable of OPAMPs.

Parameters

<i>opamp_index</i>	Index of OpAmp to use.
--------------------	------------------------

**void AFE\_OpAmpEnable ( uint8\_t *opamp\_index* )**

Power Enable of OPAMPs.

Parameters

<i>opamp_index</i>	Index of OpAmp to use.
--------------------	------------------------

**void AFE\_OpAmpSetup ( uint8\_t *opamp\_index*, mxc\_opamp\_mode\_t *mode*, mxc\_opamp\_pos\_in\_t *pos\_input*, mxc\_opamp\_neg\_in\_t *neg\_input*, mxc\_afe\_in\_mode\_opamp\_t *opamp\_inmode* )**

Setup of OPAMPs.

Parameters

<i>opamp_index</i>	Index of OpAmp to use.
<i>mode</i>	OpAmp = 0, Comparator = 1
<i>pos_input</i>	MUXs of possible inputs for positive side of the opamp.
<i>neg_input</i>	MUXs of possible inputs for the negative side of the opamp.
<i>opamp_inmode</i>	Set mode for the input pads.

**void AFE\_OpAmpSetupInt ( uint8\_t *opamp\_index*, void(\*)(void \*arg) *intr\_cb*, void \* *cb\_arg* )**

Setup and activate an interrupt for an OpAmp in comparator mode.

## Parameters

<i>opamp_index</i>	Index for the opamp comparator to use.
<i>intr_cb</i>	Function pointer to callback function. If NULL pointer is passed, CPU interrupt is not activated and PMU interrupt will be activated
<i>cb_arg</i>	Pointer passed to the callback function.

**void AFE\_SetSwitchMode ( uint8\_t *switch\_index*, mxc\_adc\_spst\_sw\_ctrl\_t *switch\_mode* )**

Setup Switch Control Mode.

## Parameters

<i>switch_index</i>	Specifies the number of the switch being configured
<i>switch_mode</i>	Switch mode: 'software' or 'pulse train' control

**void AFE\_SetSwitchState ( uint8\_t *switch\_index*, mxc\_afe\_close\_spst\_t *state* )**

Setup of Switch.

## Parameters

<i>switch_index</i>	Index of switch to set
<i>state</i>	Open or close switch.

**void AFE\_VRefExtBandgapSetup ( uint8\_t *v1extadj* )**

Setup external bandgap reference voltage and adjust voltage 1.024V (2's complement)

$$1024 = V_{refadj} \frac{87 + v_{1extadj}}{104 * v_{1extadj}}$$

Where  $V_{refadj}$  is on the external pin.

## Parameters

<i>v1extadj</i>	Adjustment value
-----------------	------------------

## 2.4 CLKMAN

### Enumerations

- enum mxc\_clkman\_clk\_t
- enum mxc\_clkman\_crypt\_clk\_t
- enum mxc\_clkman\_pll\_input\_select\_t
- enum mxc\_clkman\_pll\_divisor\_select\_t
- enum mxc\_clkman\_stability\_count\_t
- enum mxc\_clkman\_system\_source\_select\_t
- enum mxc\_clkman\_adc\_source\_select\_t
- enum mxc\_clkman\_wdt\_source\_select\_t
- enum mxc\_clkman\_clk\_scale\_t
- enum mxc\_clkman\_clk\_gate\_t

### Functions

- int32\_t CLKMAN\_HFXConfig (uint8\_t hfx\_bypass, uint8\_t hfx\_gm\_adjust, uint8\_t hfx\_dc\_control)
- void CLKMAN\_HFXEnable (void)
- int32\_t CLKMAN\_HFXDisable (void)
- int32\_t CLKMAN\_PLLConfig (mxc\_clkman\_pll\_input\_select\_t pll\_input\_select, mxc\_clkman\_pll\_divisor\_select\_t pll\_divisor\_select, mxc\_clkman\_stability\_count\_t pll\_stability\_count, uint8\_t pll\_bypass, uint8\_t pll\_8mhz\_enable)
- void CLKMAN\_PLLEnable (void)
- int32\_t CLKMAN\_PLLDisable (void)
- void CLKMAN\_TrimRO\_Start (void)
- void CLKMAN\_TrimRO\_Stop (void)
- int32\_t CLKMAN\_SetSystemClock (mxc\_clkman\_system\_source\_select\_t system\_source\_select)
- void CLKMAN\_WaitForSystemClockStable (void)
- void CLKMAN\_USBClockEnable (void)
- void CLKMAN\_USBClockDisable (void)
- int32\_t CLKMAN\_CryptoClockConfig (mxc\_clkman\_stability\_count\_t crypto\_stability\_count)
- void CLKMAN\_CryptoClockEnable (void)
- void CLKMAN\_CryptoClockDisable (void)
- int32\_t CLKMAN\_SetADCClock (mxc\_clkman\_adc\_source\_select\_t adc\_source\_select, mxc\_adc\_clk\_mode\_t adc\_clk\_mode)
- void CLKMAN\_ADCClockDisable (void)
- int32\_t CLKMAN\_SetWatchdogClock (uint8\_t index, mxc\_clkman\_wdt\_source\_select\_t watchdog\_source\_select)
- int32\_t CLKMAN\_WatchdogClockDisable (uint8\_t index)
- void CLKMAN\_SetClkScale (mxc\_clkman\_clk\_t device\_clk, mxc\_clkman\_clk\_scale\_t clk\_scale)
- void CLKMAN\_SetCryptClkScale (mxc\_clkman\_crypt\_clk\_t device\_clk, mxc\_clkman\_clk\_scale\_t clk\_scale)
- void CLKMAN\_SetRTOSMode (uint8\_t enable)

## 2.4.1 Detailed Description

This is the high level API for the clock management module of the MAX32600 family of ARM Cortex based embedded microcontrollers.

## 2.4.2 Enumeration Type Documentation

**enum mxc\_clkman\_adc\_source\_select\_t**

Defines clock source selections for analog to digital converter clock.

Enumerator

***MXC\_E\_CLKMAN\_ADC\_SOURCE\_SELECT\_SYSTEM*** Clock select for system clock frequency  
***MXC\_E\_CLKMAN\_ADC\_SOURCE\_SELECT\_PLL\_8MHZ*** Clock select for 8MHz phase locked loop output  
***MXC\_E\_CLKMAN\_ADC\_SOURCE\_SELECT\_HFX*** Clock select for high frequency crystal oscillator  
***MXC\_E\_CLKMAN\_ADC\_SOURCE\_SELECT\_24MHZ\_RO*** Clock select for 24MHz ring oscillator

**enum mxc\_clkman\_clk\_gate\_t**

Defines Setting of the Clock Gates .

Enumerator

***MXC\_E\_CLKMAN\_CLK\_GATE\_OFF*** Clock Gater is Off  
***MXC\_E\_CLKMAN\_CLK\_GATE\_DYNAMIC*** Clock Gater is Dynamic  
***MXC\_E\_CLKMAN\_CLK\_GATE\_ON*** Clock Gater is On

**enum mxc\_clkman\_clk\_scale\_t**

Defines clock scales for various clocks.

Enumerator

***MXC\_E\_CLKMAN\_CLK\_SCALE\_DISABLED*** Clock disabled  
***MXC\_E\_CLKMAN\_CLK\_SCALE\_ENABLED*** Clock enabled  
***MXC\_E\_CLKMAN\_CLK\_SCALE\_DIV\_2*** Clock scale for dividing by 2  
***MXC\_E\_CLKMAN\_CLK\_SCALE\_DIV\_4*** Clock scale for dividing by 4  
***MXC\_E\_CLKMAN\_CLK\_SCALE\_DIV\_8*** Clock scale for dividing by 8  
***MXC\_E\_CLKMAN\_CLK\_SCALE\_DIV\_16*** Clock scale for dividing by 16  
***MXC\_E\_CLKMAN\_CLK\_SCALE\_DIV\_32*** Clock scale for dividing by 32  
***MXC\_E\_CLKMAN\_CLK\_SCALE\_DIV\_64*** Clock scale for dividing by 64  
***MXC\_E\_CLKMAN\_CLK\_SCALE\_DIV\_128*** Clock scale for dividing by 128  
***MXC\_E\_CLKMAN\_CLK\_SCALE\_DIV\_256*** Clock scale for dividing by 256

**enum mxc\_clkman\_clk\_t**

Selects an internal module clock for clock scaling configuration.

Enumerator

***MXC\_E\_CLKMAN\_CLK\_SYS*** Main System clock  
***MXC\_E\_CLKMAN\_CLK\_GPIO*** GPIO module clock

***MXC\_E\_CLKMAN\_CLK\_PT*** Pulse Train engine clock  
***MXC\_E\_CLKMAN\_CLK\_SPI0*** SPI instance 0 module clock  
***MXC\_E\_CLKMAN\_CLK\_SPI1*** SPI instance 1 module clock  
***MXC\_E\_CLKMAN\_CLK\_SPI2*** SPI instance 2 module clock  
***MXC\_E\_CLKMAN\_CLK\_I2CM*** I2C Master module clock (for all instances)  
***MXC\_E\_CLKMAN\_CLK\_I2CS*** I2C Slave module clock  
***MXC\_E\_CLKMAN\_CLK\_LCD\_CHPUMP*** LCD Charge pump clock  
***MXC\_E\_CLKMAN\_CLK\_PUF*** Reserved  
***MXC\_E\_CLKMAN\_CLK\_PRNG*** PRNG module clock  
***MXC\_E\_CLKMAN\_CLK\_WDT0*** Watchdog Timer 0 clock  
***MXC\_E\_CLKMAN\_CLK\_WDT1*** Watchdog Timer 1 clock  
***MXC\_E\_CLKMAN\_CLK\_RTC\_INT\_SYNC*** RTC synchronizer clock (required for cross-clock-domain register updates)  
***MXC\_E\_CLKMAN\_CLK\_DAC0*** Clock for DAC 0  
***MXC\_E\_CLKMAN\_CLK\_DAC1*** Clock for DAC 1  
***MXC\_E\_CLKMAN\_CLK\_DAC2*** Clock for DAC 2  
***MXC\_E\_CLKMAN\_CLK\_DAC3*** Clock for DAC 3

**enum mxc\_clkman\_crypt\_clk\_t**

Selects a TPU module clock for crypto ring-oscillator clock scaling configuration.

Enumerator

***MXC\_E\_CLKMAN\_CRYPT\_CLK\_AES*** AES engine clock  
***MXC\_E\_CLKMAN\_CRYPT\_CLK\_MAA*** Modular Arithmetic Accelerator (MAA) clock  
***MXC\_E\_CLKMAN\_CRYPT\_CLK\_PRNG*** Pseudo-random number Generator (PRNG) clock

**enum mxc\_clkman\_pll\_divisor\_select\_t**

Defines clock input frequency for the phase locked loop.

Enumerator

***MXC\_E\_CLKMAN\_PLL\_DIVISOR\_SELECT\_24MHZ*** Input frequency of 24MHz  
***MXC\_E\_CLKMAN\_PLL\_DIVISOR\_SELECT\_12MHZ*** Input frequency of 12MHz  
***MXC\_E\_CLKMAN\_PLL\_DIVISOR\_SELECT\_8MHZ*** Input frequency of 8MHz

**enum mxc\_clkman\_pll\_input\_select\_t**

Defines clock input selections for the phase locked loop.

Enumerator

***MXC\_E\_CLKMAN\_PLL\_INPUT\_SELECT\_HFX*** Input select for high frequency crystal oscillator  
***MXC\_E\_CLKMAN\_PLL\_INPUT\_SELECT\_24MHZ\_RO*** Input select for 24MHz ring oscillator

**enum mxc\_clkman\_stability\_count\_t**

Defines terminal count for PLL stable.

Enumerator

***MXC\_E\_CLKMAN\_STABILITY\_COUNT\_2\_8\_CLKS*** Clock stable after  $2^8 = 256$  clock cycles



<b><i>MXC_E_CLKMAN_STABILITY_COUNT_2_9_CLKS</i></b>	Clock stable after $2^9 = 512$ clock cycles
<b><i>MXC_E_CLKMAN_STABILITY_COUNT_2_10_CLKS</i></b>	Clock stable after $2^{10} = 1024$ clock cycles
<b><i>MXC_E_CLKMAN_STABILITY_COUNT_2_11_CLKS</i></b>	Clock stable after $2^{11} = 2048$ clock cycles
<b><i>MXC_E_CLKMAN_STABILITY_COUNT_2_12_CLKS</i></b>	Clock stable after $2^{12} = 4096$ clock cycles
<b><i>MXC_E_CLKMAN_STABILITY_COUNT_2_13_CLKS</i></b>	Clock stable after $2^{13} = 8192$ clock cycles
<b><i>MXC_E_CLKMAN_STABILITY_COUNT_2_14_CLKS</i></b>	Clock stable after $2^{14} = 16384$ clock cycles
<b><i>MXC_E_CLKMAN_STABILITY_COUNT_2_15_CLKS</i></b>	Clock stable after $2^{15} = 32768$ clock cycles
<b><i>MXC_E_CLKMAN_STABILITY_COUNT_2_16_CLKS</i></b>	Clock stable after $2^{16} = 65536$ clock cycles
<b><i>MXC_E_CLKMAN_STABILITY_COUNT_2_17_CLKS</i></b>	Clock stable after $2^{17} = 131072$ clock cycles
<b><i>MXC_E_CLKMAN_STABILITY_COUNT_2_18_CLKS</i></b>	Clock stable after $2^{18} = 262144$ clock cycles
<b><i>MXC_E_CLKMAN_STABILITY_COUNT_2_19_CLKS</i></b>	Clock stable after $2^{19} = 524288$ clock cycles
<b><i>MXC_E_CLKMAN_STABILITY_COUNT_2_20_CLKS</i></b>	Clock stable after $2^{20} = 1048576$ clock cycles
<b><i>MXC_E_CLKMAN_STABILITY_COUNT_2_21_CLKS</i></b>	Clock stable after $2^{21} = 2097152$ clock cycles
<b><i>MXC_E_CLKMAN_STABILITY_COUNT_2_22_CLKS</i></b>	Clock stable after $2^{22} = 4194304$ clock cycles
<b><i>MXC_E_CLKMAN_STABILITY_COUNT_2_23_CLKS</i></b>	Clock stable after $2^{23} = 8388608$ clock cycles

#### **enum mxc\_clkman\_system\_source\_select\_t**

Defines clock source selections for system clock.

Enumerator

<b><i>MXC_E_CLKMAN_SYSTEM_SOURCE_SELECT_24MHZ_RO_DIV_8</i></b>	Clock select for 24MHz ring oscillator divided by 8 (3MHz)
<b><i>MXC_E_CLKMAN_SYSTEM_SOURCE_SELECT_24MHZ_RO</i></b>	Clock select for 24MHz ring oscillator
<b><i>MXC_E_CLKMAN_SYSTEM_SOURCE_SELECT_HFX</i></b>	Clock select for high frequency crystal oscillator
<b><i>MXC_E_CLKMAN_SYSTEM_SOURCE_SELECT_PLL_48MHZ_DIV_2</i></b>	Clock select for 48MHz phase locked loop output divided by 2 (24MHz)

#### **enum mxc\_clkman\_wdt\_source\_select\_t**

Defines clock source selections for watchdog timer clock.

Enumerator

<b><i>MXC_E_CLKMAN_WDT_SOURCE_SELECT_SYSTEM</i></b>	Clock select for system clock frequency
<b><i>MXC_E_CLKMAN_WDT_SOURCE_SELECT_RTC</i></b>	Clock select for 8MHz phase locked loop output

***MXC\_E\_CLKMAN\_WDT\_SOURCE\_SELECT\_24MHZ\_RO*** Clock select for high frequency crystal oscillator  
***MXC\_E\_CLKMAN\_WDT\_SOURCE\_SELECT\_NANO*** Clock select for 24MHz ring oscillator

## 2.4.3 Function Documentation

**int32\_t CLKMAN\_CryptoClockConfig ( mxc\_clkman\_stability\_count\_t crypto\_stability\_count )**

Configures but does not enable the crypto clock.

Parameters

<i>crypto_stability_count</i>	Number of clocks before crypto clock is stable.
-------------------------------	---

Returns

0 => Success. Non zero => error condition.

**int32\_t CLKMAN\_HFXConfig ( uint8\_t hfx\_bypass, uint8\_t hfx\_gm\_adjust, uint8\_t hfx\_dc\_control )**

Configures but does not enable the high frequency external oscillator circuitry.

Parameters

<i>hfx_bypass</i>	1 for crystal receiver bypass, 0 for no bypass.
<i>hfx_gm_adjust</i>	High frequency crystal gain adjust.
<i>hfx_dc_control</i>	High frequency crystal dc control.

Returns

0 => Success. Non zero => error condition.

**int32\_t CLKMAN\_HFXDisable ( void )**

Disables the high frequency crystal receiver.

Returns

0 => Success. Non zero => error condition.

**int32\_t CLKMAN\_PLLConfig ( mxc\_clkman\_pll\_input\_select\_t pll\_input\_select, mxc\_clkman\_pll\_divisor\_select\_t pll\_divisor\_select, mxc\_clkman\_stability\_count\_t pll\_stability\_count, uint8\_t pll\_bypass, uint8\_t pll\_8mhz\_enable )**

Configures but does not enable the phase locked loop circuitry.

Parameters

<i>pll_input_select</i>	Phase locked loop clock input.
-------------------------	--------------------------------

<i>pll_divisor_select</i>	Input clock frequency for the phase locked loop.
<i>pll_stability_count</i>	Number of clocks before phase locked loop is stable.
<i>pll_bypass</i>	1 for high frequency oscillator output for 48MHz clock, 0 for phase locked loop output.
<i>pll_8mhz_enable</i>	1 for enable 8MHz phase locked loop output, 0 for disable.

Returns

0 => Success. Non zero => error condition.

**int32\_t CLKMAN\_PLLODisable ( void )**

Disables the phase locked loop circuitry.

Returns

0 => Success. Non zero => error condition.

**int32\_t CLKMAN\_SetADCClock ( mxc\_clkman\_adc\_source\_select\_t *adc\_source\_select*, mxc\_adc\_clk\_mode *adc\_clk\_mode* )**

Sets the analog to digital converter clock source if the source is valid.

Parameters

<i>adc_source_select</i>	Analog to digital converter clock source.
<i>adc_clk_mode</i>	Divide the clock source into the ADC if source is too high. ADC must run at 8MHz.

Returns

0 => Success. Non zero => error condition.

**void CLKMAN\_SetClkScale ( mxc\_clkman\_clk\_t *device\_clk*, mxc\_clkman\_clk\_scale\_t *clk\_scale* )**

Set the system clock scale.

Parameters

<i>device_clk</i>	device enum for clock scale setup
<i>clk_scale</i>	System clock scale.

**void CLKMAN\_SetCryptClkScale ( mxc\_clkman\_crypt\_clk\_t *device\_clk*, mxc\_clkman\_clk\_scale\_t *clk\_scale* )**

Set the TPU clock scale.

Parameters

<i>device_clk</i>	device enum for clock scale setup
<i>clk_scale</i>	System clock scale.

### **void CLKMAN\_SetRTOSMode ( uint8\_t enable )**

Set RTC clock for systick counter, allowing systick to operate in full clockgating powersaving mode.

Parameters

<i>enable</i>	1 enable 0 disable
---------------	--------------------

### **int32\_t CLKMAN\_SetSystemClock ( mxc\_clkman\_system\_source\_select\_t system\_source\_select )**

Sets the system clock source if the source is valid. Make sure HFX is stable before switching system clock.

Parameters

<i>system_source_select</i>	System clock source.
-----------------------------	----------------------

Returns

0 => Success. Non zero => error condition.

### **int32\_t CLKMAN\_SetWatchdogClock ( uint8\_t index, mxc\_clkman\_wdt\_source\_select\_t watchdog\_source\_select )**

Sets the watchdog clock source if the source is valid for the watchdog specified.

Parameters

<i>index</i>	Index of watchdog to set clock.
<i>watchdog_source_select</i>	Watchdog clock source.

Returns

0 => Success. Non zero => error condition.

### **int32\_t CLKMAN\_WatchdogClockDisable ( uint8\_t index )**

Disable the watchdog clock source for the watchdog specified.

Parameters

<i>index</i>	Index of watchdog to disable.
--------------	-------------------------------

Returns

0 => Success. Non zero => error condition.

## 2.5 DAC

### Enumerations

- enum mxc\_dac\_pwr\_mode\_t
- enum mxc\_dac\_op\_mode\_t
- enum mxc\_dac\_interp\_mode\_t
- enum mxc\_dac\_start\_mode\_t

### Functions

- void DAC\_Enable (uint32\_t dac\_index, mxc\_dac\_pwr\_mode\_t power\_mode)
- void DAC\_Disable (uint32\_t dac\_index)
- void DAC\_SetRate (uint32\_t dac\_index, uint16\_t rate, mxc\_dac\_interp\_mode\_t interp\_mode)
- void DAC\_SetStartMode (uint32\_t dac\_index, mxc\_dac\_start\_mode\_t start\_mode)
- int32\_t DAC\_PatternConfig (uint32\_t dac\_index, dac\_transport\_t \*dac\_handle, const void \*data, uint32\_t samples, uint16\_t loops, void(\*done\_cb)(int32\_t exit\_status, void \*done\_cb\_arg), void \*done\_cb\_arg)
- int32\_t DAC\_PatternStart (dac\_transport\_t \*transport)
- void DAC\_PatternStop (dac\_transport\_t \*transport)
- int32\_t DAC\_SetOutput (uint8\_t dac\_index, uint32\_t value)
- int32\_t DAC\_SetOutputRaw (uint8\_t dac\_index, uint32\_t value)

### 2.5.1 Detailed Description

This is the high level API for the digital-to-analog converter module of the MAX32600 family of ARM Cortex based embedded microcontrollers.

When using the DAC in periodic output mode to push wave-form patterns out, the following equation will apply for setting the pattern output rate

$$T_{out} = \frac{N_s * N_i * (N_r + 2)}{F_c}$$

Where:

$N_s$  => Number of samples in a period as set in DAC\_PatternConfig()

$N_i$  => Interpolation rate set in DAC\_SetRate()

$N_r$  => DAC rate as set in DAC\_SetRate()

$F_c$  => DAC clock rate, normally system clock. Can be divided by using CLOCKMAN clock dividers.

### 2.5.2 Enumeration Type Documentation

enum mxc\_dac\_interp\_mode\_t

Defines the DAC Interpolation Options.

Enumerator

**MXC\_E\_DAC\_INTERP\_MODE\_DISABLED** DAC Interpolation is Disabled

**MXC\_E\_DAC\_INTERP\_MODE\_2\_TO\_1** DAC Interpolation 2:1

**MXC\_E\_DAC\_INTERP\_MODE\_4\_TO\_1** DAC Interpolation 4:1

***MXC\_E\_DAC\_INTERP\_MODE\_8\_TO\_1*** DAC Interpolation 8:1

**enum mxc\_dac\_op\_mode\_t**

Defines the DAC Operational Modes.

Enumerator

***MXC\_E\_DAC\_OP\_MODE\_FIFO*** DAC OpMode FIFO  
***MXC\_E\_DAC\_OP\_MODE\_DACSMPLCNT*** DAC OpMode Sample Count  
***MXC\_E\_DAC\_OP\_MODE\_DAC\_REG*** DAC OpMode DAC\_REG Control  
***MXC\_E\_DAC\_OP\_MODE\_CONTINUOUS*** DAC OpMode Continuous

**enum mxc\_dac\_pwr\_mode\_t**

Defines the DAC power modes. Intermediate values are only applicable to 12-bit DAC instances.

Enumerator

***MXC\_E\_DAC\_PWR\_MODE\_OFF*** Power Level OFF (Disabled)  
***MXC\_E\_DAC\_PWR\_MODE\_LVL0*** Power Level 0 (48uA)  
***MXC\_E\_DAC\_PWR\_MODE\_LVL1*** Power Level 1 (130uA)  
***MXC\_E\_DAC\_PWR\_MODE\_LVL2*** Power Level 2 (210uA)  
***MXC\_E\_DAC\_PWR\_MODE\_FULL*** Power Level FullPwr (291uA)

**enum mxc\_dac\_start\_mode\_t**

Defines the DAC Start Modes.

Enumerator

***MXC\_E\_DAC\_START\_MODE\_FIFO\_NOT\_EMPTY*** Start on FIFO Not Empty  
***MXC\_E\_DAC\_START\_MODE\_ADC\_STROBE*** Start on ADC generated Start Strobe  
***MXC\_E\_DAC\_START\_MODE\_DAC\_STROBE*** Start on DAC generated Start Strobe

## 2.5.3 Function Documentation

**void DAC\_Disable ( uint32\_t *dac\_index* )**

Power down the selected DAC instance.

Parameters

<i>dac_index</i>	DAC index number
------------------	------------------

**void DAC\_Enable ( uint32\_t *dac\_index*, mxc\_dac\_pwr\_mode\_t *power\_mode* )**

Sets the power mode for the selected DAC instance.

Parameters

<i>dac_index</i>	DAC index number
------------------	------------------

<i>power_mode</i>	Set or disable DAC power
-------------------	--------------------------

```
int32_t DAC_PatternConfig ( uint32_t dac_index, dac_transport_t * dac_handle,
const void * data, uint32_t samples, uint16_t loops, void(*)(int32_t exit_status, void
*done_cb_arg) done_cb, void * done_cb_arg )
```

This will setup a single and re-usable output object for the DAC output port. The return pointer is allocated with `malloc()` and can be later released using `free()`. Calling this function does not access the DAC hardware directly; instead, this function loads all the information into a RAM buffer for later use by the PMU to transfer the pattern into the DAC FIFO. For cases where multiple patterns are used in an application, this function can be called separately for each different pattern. Then, the handle of the desired pattern can be passed to `DAC_PatternStart()` to start that pattern.

#### Parameters

<i>dac_index</i>	DAC index number
<i>dac_handle</i>	Pointer to an uninitialized state structure, this function will fill-in the correct fields.
<i>data</i>	Pointer to the beginning of the sample pattern in memory, needs to be at least <code>samples*2</code> bytes long
<i>samples</i>	number of samples to output in a single pass (UI/wave)
<i>loops</i>	number of times to repeat pattern, 0: forever or until <code>DAC_PatternStop()</code> is called
<i>done_cb</i>	(OPTIONAL, set to 'NULL' if not used) pointer to a callback function to be called when the pattern output has completed
<i>done_cb_arg</i>	(OPTIONAL, set to 'NULL' if not used) pointer to data to be given to the 'done' callback function
<i>exit_status</i>	If <code>done_cb</code> callback function is used, <code>exit_status ==&gt; 0</code> ; pattern pushed to DAC FIFO to completion without error. <code>exit_status ==&gt; -X</code> ; PMU or FIFO error.

#### Returns

0 on success.

```
int32_t DAC_PatternStart ( dac_transport_t * transport )
```

Starts a DAC pattern output process using a handle previously returned by `DAC_PatternConfig()`. The pattern is transmitted to the selected DAC FIFO using a dynamically allocated PMU channel. The PMU channel will free itself once the pattern is stopped, either because `DAC_PatternStop()` was called or because the number of output loops defined by the 'loops' parameter in `DAC_PatternStart()` have completed. Once the pattern output has started, the CPU is not needed to continue the pattern generation, which leaves the CPU free to perform other tasks or wait in sleep mode (LP2) until the pattern has completed.

#### Parameters

<i>transport</i>	Return handle from a call to <code>DAC_PatternConfig()</code> .
------------------	---

#### Returns

0 ==> Success. Non zero ==> error condition.

```
void DAC_PatternStop ( dac_transport_t * transport )
```

Stop a running DAC output pattern that was configured with a loop count of 0 (repeat indefinitely).

## Parameters

<i>transport</i>	Return handle from a call to DAC_PatternConfig().
------------------	---

**int32\_t DAC\_SetOutput ( uint8\_t *dac\_index*, uint32\_t *value* )**

Directly set the DAC to an exact value.

## Parameters

<i>dac_index</i>	DAC index number
<i>value</i>	Exact value to set the DAC output DC level

## Returns

0 => Success. Non zero => error condition.

**int32\_t DAC\_SetOutputRaw ( uint8\_t *dac\_index*, uint32\_t *value* )**

Directly set the DAC to an exact value.

## Parameters

<i>dac_index</i>	DAC index number
<i>value</i>	FIFO value to set the DAC output DC level

## Returns

0 => Success. Non zero => error condition.

**void DAC\_SetRate ( uint32\_t *dac\_index*, uint16\_t *rate*, mxc\_dac\_interp\_mode\_t *interp\_mode* )**

Set values in the DAC registers related to output rates for use in a periodic mode.

## Parameters

<i>dac_index</i>	DAC index number
<i>rate</i>	Delay between output samples in the output FIFO, see hardware docs
<i>interp_mode</i>	Level of interpolation between real points

**void DAC\_SetStartMode ( uint32\_t *dac\_index*, mxc\_dac\_start\_mode\_t *start\_mode* )**

Set the start mode on the selected DAC instance. The start mode determines which source will trigger the start of the DAC pattern output.

## Parameters

<i>dac_index</i>	DAC index number
<i>start_mode</i>	Device or module that will start the DAC output



## 2.6 Flash Controller

### Functions

- `int32_t FLC_Erase (uint32_t address, uint8_t erase_code, uint8_t unlock_key)`
- `int32_t FLC_WriteBlock (uint32_t address, const void *data, uint32_t length, uint8_t unlock_key)`

### 2.6.1 Detailed Description

This is the high level API for the internal flash controller module of the MAX32600 family of ARM Cortex based embedded microcontrollers.

### 2.6.2 Function Documentation

**`int32_t FLC_Erase ( uint32_t address, uint8_t erase_code, uint8_t unlock_key )`**

This function will erase a single page of flash, 1 page is 2K bytes. Keys needed for flash are in the hardware specific register file "flc\_regs.h".

Parameters

<i>address</i>	Start address that needs to be erased, must be aligned with 0x800
<i>erase_code</i>	Flash erase code; defined as 'MXC_V_FLC_ERASE_CODE_PAGE_ERASE' for page erase
<i>unlock_key</i>	Key necessary for accessing flash; defined as 'MXC_V_FLC_FLSH_UNLOCK_KEY'

Returns

0 => Success. Non zero => error condition.

**`int32_t FLC_WriteBlock ( uint32_t address, const void * data, uint32_t length, uint8_t unlock_key )`**

This function writes data to the flash device through flash controller.

Parameters

<i>address</i>	Start address that needs to be written, must be aligned with 4 bytes
<i>data</i>	Pointer to the buffer containing data to write
<i>length</i>	Size of the data to write in bytes, must be multiple of 4 bytes
<i>unlock_key</i>	Key necessary for accessing flash; defined as 'MXC_V_FLC_FLSH_UNLOCK_KEY'

Returns

0 => Success. Non zero => error condition.

## 2.7 GPIO

### Enumerations

- enum gpio\_int\_mode\_t
- enum gpio\_in\_mode\_t
- enum gpio\_out\_mode\_t

### Functions

- void GPIO\_SetOutMode (uint8\_t port, uint8\_t pin, gpio\_out\_mode\_t val)
- void GPIO\_SetFuncSel (uint8\_t port, uint8\_t pin, uint8\_t val)
- void GPIO\_SetInMode (uint8\_t port, uint8\_t pin, gpio\_in\_mode\_t val)
- void GPIO\_SetOutVal (uint8\_t port, uint8\_t pin, uint32\_t val)
- uint32\_t GPIO\_GetInVal (uint8\_t port, uint8\_t pin)
- void GPIO\_SetIntMode (uint8\_t port, uint8\_t pin, gpio\_int\_mode\_t val, void(\*gpio\_irq\_cb)(void))

### 2.7.1 Detailed Description

This is the high level API for the general-purpose input/output module of the MAX32600 family of ARM Cortex based embedded microcontrollers.

### 2.7.2 Enumeration Type Documentation

#### enum gpio\_in\_mode\_t

Controls how the logical input value is determined for a given GPIO pin. This input value will also be used for interrupt detection if that has been enabled for the GPIO pin in question.

Enumerator

- MXC\_E\_GPIO\_IN\_MODE\_NORMAL*** Normal mode: low logic level translates to 0, high logic level translates to 1
- MXC\_E\_GPIO\_IN\_MODE\_INVERTED*** Inverted mode: low logic level translates to 1, high logic level translates to 0
- MXC\_E\_GPIO\_IN\_MODE\_ALWAYS\_ZERO*** A zero value will always be returned for this pin's input regardless of the voltage level present at the pin
- MXC\_E\_GPIO\_IN\_MODE\_ALWAYS\_ONE*** A one value will always be returned for this pin's input regardless of the voltage level present at the pin

#### enum gpio\_int\_mode\_t

Defines the condition needed to generate an interrupt for a given GPIO pin.

Enumerator

- MXC\_E\_GPIO\_INT\_MODE\_DISABLE*** no interrupt generation
- MXC\_E\_GPIO\_INT\_MODE\_FALLING\_EDGE*** falling edge detect
- MXC\_E\_GPIO\_INT\_MODE\_RISING\_EDGE*** rising edge detect
- MXC\_E\_GPIO\_INT\_MODE\_ANY\_EDGE*** any edge detect
- MXC\_E\_GPIO\_INT\_MODE\_LOW\_LVL*** low level detect
- MXC\_E\_GPIO\_INT\_MODE\_HIGH\_LVL*** high level detect

**enum gpio\_out\_mode\_t**

Output drive mode of output. Defines drive state as modified by output setting of 0/1.

Enumerator

```

MXC_E_GPIO_OUT_MODE_TRISTATE   Wk1/Hiz
MXC_E_GPIO_OUT_MODE_OPEN_DRAIN Hiz/Dr0
MXC_E_GPIO_OUT_MODE_OPEN_DRAIN_W_PULLUP Wk1/Dr0
MXC_E_GPIO_OUT_MODE_TS        Unused
MXC_E_GPIO_OUT_MODE_NORMAL_TRISTATE HiZ/Hiz
MXC_E_GPIO_OUT_MODE_NORMAL     Dr1/Dr0
MXC_E_GPIO_OUT_MODE_SLOW_TRISTATE HiZ/Hiz
MXC_E_GPIO_OUT_MODE_SLOW       Dr1/Dr0
MXC_E_GPIO_OUT_MODE_FAST_TS    HiZ/Hiz
MXC_E_GPIO_OUT_MODE_FAST       Dr1/Dr0

```

## 2.7.3 Function Documentation

**uint32\_t GPIO\_GetInVal ( uint8\_t port, uint8\_t pin )**

Returns the logical input value (as configured by GPIO\_SetInMode()) for the selected GPIO pin.

Parameters

<i>port</i>	desired gpio port.
<i>pin</i>	desired gpio pin.

Returns

current value on this pin, as defined by GPIO\_IN\_MODE

**void GPIO\_SetFuncSel ( uint8\_t port, uint8\_t pin, uint8\_t val )**

Sets the GPIO function select for the given GPIO pin. This setting is only effective if the GPIO pin in question is in 'GPIO mode', which means that the GPIO pin has not been requested for use by a higher priority function such as SPI, I2C, UART, LCD, etc.

Parameters

<i>port</i>	Selects GPIO port (starting at 0 for P0, 1 for P1, and so on)
<i>pin</i>	Selects pin within the selected GPIO port, from 0 to 7.
<i>val</i>	select field for selection of one a parameterized number of functions (Max 16, Min 2) which can control pad if owned by GPIO function.

See also

IOMUX matrix (GPIO: firmware control; Pulse Train: pulse train; tmr: 32-bits Timer)

```

*
* val=>  0      1      2      3      4      5      6      7
* -----
* P0.0:  gpio  pt0    pt0    pt4    tmr0    tmr1    tmr2    tmr3
* P0.1:  gpio  pt1    pt4    pt0    tmr1    tmr2    tmr3    tmr0
* P0.2:  gpio  pt2    pt1    pt5    tmr2    tmr3    tmr0    tmr1
* P0.3:  gpio  pt3    pt5    pt1    tmr3    tmr0    tmr1    tmr2
* P0.4:  gpio  pt4    pt2    pt6    tmr0    tmr1    tmr2    tmr3
* P0.5:  gpio  pt5    pt6    pt2    tmr1    tmr2    tmr3    tmr0
* P0.6:  gpio  pt6    pt3    pt7    tmr2    tmr3    tmr0    tmr1
* P0.7:  gpio  pt7    pt7    pt3    tmr3    tmr0    tmr1    tmr2
* P1.0:  gpio  pt0    pt0    pt4    tmr0    tmr1    tmr2    tmr3

```

```

* P1.1:  gpio  pt1  pt4  pt0  tmr1  tmr2  tmr3  tmr0
* P1.2:  gpio  pt2  pt1  pt5  tmr2  tmr3  tmr0  tmr1
* P1.3:  gpio  pt3  pt5  pt1  tmr3  tmr0  tmr1  tmr2
* P1.4:  gpio  pt4  pt2  pt6  tmr0  tmr1  tmr2  tmr3
* P1.5:  gpio  pt5  pt6  pt2  tmr1  tmr2  tmr3  tmr0
* P1.6:  gpio  pt6  pt3  pt7  tmr2  tmr3  tmr0  tmr1
* P1.7:  gpio  pt7  pt7  pt3  tmr3  tmr0  tmr1  tmr2
* P2.0:  gpio  pt0  pt0  pt4  tmr0  tmr1  tmr2  tmr3
* P2.1:  gpio  pt1  pt4  pt0  tmr1  tmr2  tmr3  tmr0
* P2.2:  gpio  pt2  pt1  pt5  tmr2  tmr3  tmr0  tmr1
* P2.3:  gpio  pt3  pt5  pt1  tmr3  tmr0  tmr1  tmr2
* P2.4:  gpio  pt4  pt2  pt6  tmr0  tmr1  tmr2  tmr3
* P2.5:  gpio  pt5  pt6  pt2  tmr1  tmr2  tmr3  tmr0
* P2.6:  gpio  pt6  pt3  pt7  tmr2  tmr3  tmr0  tmr1
* P2.7:  gpio  pt7  pt7  pt3  tmr3  tmr0  tmr1  tmr2
* P6.0:  gpio  pt0  pt0  pt4  tmr0  tmr1  tmr2  tmr3
* P6.1:  gpio  pt1  pt4  pt0  tmr1  tmr2  tmr3  tmr0
* P6.2:  gpio  pt2  pt1  pt5  tmr2  tmr3  tmr0  tmr1
* P6.3:  gpio  pt3  pt5  pt1  tmr3  tmr0  tmr1  tmr2
* P6.4:  gpio  pt4  pt2  pt6  tmr0  tmr1  tmr2  tmr3
* P6.5:  gpio  pt5  pt6  pt2  tmr1  tmr2  tmr3  tmr0
* P6.6:  gpio  pt6  pt3  pt7  tmr2  tmr3  tmr0  tmr1
* P6.7:  gpio  pt7  pt7  pt3  tmr3  tmr0  tmr1  tmr2
* P7.0:  gpio  pt0  pt0  pt4  tmr0  tmr1  tmr2  tmr3
* P7.1:  gpio  pt1  pt4  pt0  tmr1  tmr2  tmr3  tmr0
* P7.2:  gpio  pt2  pt1  pt5  tmr2  tmr3  tmr0  tmr1
* P7.3:  gpio  pt3  pt5  pt1  tmr3  tmr0  tmr1  tmr2
* P7.4:  gpio  pt4  pt2  pt6  tmr0  tmr1  tmr2  tmr3
* P7.5:  gpio  pt5  pt6  pt2  tmr1  tmr2  tmr3  tmr0
* P7.6:  gpio  pt6  pt3  pt7  tmr2  tmr3  tmr0  tmr1
* P7.7:  gpio  pt7  pt7  pt3  tmr3  tmr0  tmr1  tmr2
*
*

```

**void GPIO\_SetInMode ( uint8\_t *port*, uint8\_t *pin*, gpio\_in\_mode\_t *val* )**

This function will set gpio input mode.

Parameters

<i>port</i>	desired gpio port.
<i>pin</i>	desired gpio pin.
<i>val</i>	gpio input mode

**void GPIO\_SetIntMode ( uint8\_t *port*, uint8\_t *pin*, gpio\_int\_mode\_t *val*, void(\*)(void) *gpio\_irq\_cb* )**

This function will set gpio interrupt mode and register interrupt callback function.

Parameters

<i>port</i>	desired gpio port.
<i>pin</i>	desired gpio pin.
<i>val</i>	gpio interrupt mode
<i>gpio_irq_cb</i>	gpio interrupt callback function. If NULL, no ARM interrupt is generated. Useful for configuring internal signaling to the PMU.

**void GPIO\_SetOutMode ( uint8\_t *port*, uint8\_t *pin*, gpio\_out\_mode\_t *val* )**

Sets the output mode for the selected GPIO pin.

Parameters

<i>port</i>	desired gpio port.
<i>pin</i>	desired gpio pin.
<i>val</i>	gpio output mode.

Returns

0 => Success. Non zero => error condition.

**void GPIO\_SetOutVal ( uint8\_t *port*, uint8\_t *pin*, uint32\_t *val* )**

This function will set gpio out value.

Parameters

<i>port</i>	desired gpio port.
<i>pin</i>	desired gpio pin.
<i>val</i>	set 1 to high level; 0 to low level.

## 2.8 I2C Master

### Enumerations

- enum i2cm\_speed\_t

### Functions

- int32\_t I2CM\_Init (uint8\_t index, i2cm\_speed\_t speed)
- int32\_t I2CM\_Read (uint8\_t index, uint8\_t addr, const uint8\_t \*cmd\_data, uint32\_t cmd\_data\_bytes, uint8\_t \*read\_data, uint32\_t read\_data\_bytes)
- int32\_t I2CM\_Write (uint8\_t index, uint8\_t addr, const uint8\_t \*cmd\_data, uint32\_t cmd\_data\_bytes, const uint8\_t \*write\_data, uint32\_t write\_data\_bytes)
- int32\_t I2CM\_WriteAsync (uint8\_t index, uint8\_t addr, const uint8\_t \*cmd, uint32\_t cmd\_bytes, const uint8\_t \*data, uint32\_t data\_bytes, void(\*tx\_done)(int32\_t ret\_status))
- int32\_t I2CM\_ReadAsync (uint8\_t index, uint8\_t addr, const uint8\_t \*cmd, uint32\_t cmd\_bytes, uint8\_t \*data, uint32\_t data\_bytes, void(\*rx\_handler)(int32\_t rx\_bytes))

### 2.8.1 Detailed Description

This is the high level API for the inter-integrated circuit master controller module of the MAX32600 family of ARM Cortex based embedded microcontrollers.

### 2.8.2 Enumeration Type Documentation

**enum i2cm\_speed\_t**

speed option for i2c master

Enumerator

***MXC\_E\_I2CM\_SPEED\_100KHZ*** 100KHz  
***MXC\_E\_I2CM\_SPEED\_400KHZ*** 400KHz  
***MXC\_E\_I2CM\_SPEED\_1MHZ*** 1MHz

### 2.8.3 Function Documentation

**int32\_t I2CM\_Init ( uint8\_t *index*, i2cm\_speed\_t *speed* )**

This function initialize the I2C master device.

Parameters

<i>index</i>	index of I2C master.
<i>speed</i>	speed of the I2C clock. The output is only correct with a I2Cm clock of 24MHz.

## Returns

0 => Success. Non zero => error condition.

**int32\_t I2CM\_Read ( uint8\_t *index*, uint8\_t *addr*, const uint8\_t \* *cmd\_data*, uint32\_t *cmd\_data\_bytes*, uint8\_t \* *read\_data*, uint32\_t *read\_data\_bytes* )**

This function performs a read transaction over I2C. A read transaction consists of a write from *cmd\_data* of length *cmd\_data\_bytes* followed by a read of length *read\_data\_bytes* to *read\_data*. If *cmd\_data\_bytes* is 0 then there will be neither an initial write nor a repeated start condition transmitted.

## Parameters

<i>index</i>	index of I2C master.
<i>addr</i>	address of I2C slave, driver will take care of the read/write bit.
<i>cmd</i>	command data buffer.
<i>cmd_bytes</i>	number of command data bytes to write to slave.
<i>data</i>	read data buffer.
<i>data_bytes</i>	number of bytes to read from slave following the command write (and repeated start).

## Returns

number of bytes read.

**int32\_t I2CM\_ReadAsync ( uint8\_t *index*, uint8\_t *addr*, const uint8\_t \* *cmd*, uint32\_t *cmd\_bytes*, uint8\_t \* *data*, uint32\_t *data\_bytes*, void(\*) (int32\_t *rx\_bytes*) *rx\_handler* )**

This function performs an asynchronized read transaction over I2C. A read transaction consists of a write from *cmd\_data* of length *cmd\_data\_bytes* followed by a read of length *read\_data\_bytes* to *read\_data*. If *cmd\_data\_bytes* is 0 then there will be neither an initial write nor a repeated start condition transmitted.

## Parameters

<i>index</i>	index of I2C master.
<i>addr</i>	address of I2C slave, driver will take care of the read/write bit.
<i>cmd_data</i>	command data buffer.
<i>cmd_data_bytes</i>	number of command data bytes to write to slave.
<i>read_data</i>	read data buffer.
<i>read_data_bytes</i>	number of bytes to read from slave following the command write (and repeated start).

## Returns

0 => Success. Non zero => error condition.

**int32\_t I2CM\_Write ( uint8\_t *index*, uint8\_t *addr*, const uint8\_t \* *cmd\_data*, uint32\_t *cmd\_data\_bytes*, const uint8\_t \* *write\_data*, uint32\_t *write\_data\_bytes* )**

This function performs a write transaction over I2C. A write transaction consists of a write from *cmd\_data* of length *cmd\_data\_bytes* followed by a write from *write\_data* of length *write\_data\_bytes*. If either *cmd\_data\_bytes* or *write\_data\_bytes* is 0 then there will be only a single write with no repeated start condition.

## Parameters

<i>index</i>	index of I2C master.
<i>addr</i>	address of I2C slave, driver will take care of the read/write bit.
<i>cmd</i>	command data buffer.
<i>cmd_bytes</i>	number of command data bytes to write to slave.
<i>data</i>	write data buffer.
<i>data_bytes</i>	number of bytes to write to slave following the command write (and repeated start).

## Returns

number of bytes written.

```
int32_t I2CM_WriteAsync ( uint8_t index, uint8_t addr, const uint8_t * cmd, uint32_t cmd_bytes, const uint8_t * data, uint32_t data_bytes, void(*)(int32_t ret_status) tx_done )
```

This function performs an asynchronized write transaction over I2C. A write transaction consists of a write from *cmd\_data* of length *cmd\_data\_bytes* followed by a write from *write\_data* of length *write\_data\_bytes*. If either *cmd\_data\_bytes* or *write\_data\_bytes* is 0 then there will be only a single write with no repeated start condition.

## Parameters

<i>index</i>	index of I2C master.
<i>addr</i>	address of I2C slave, driver will take care of the read/write bit.
<i>cmd</i>	command data buffer.
<i>cmd_bytes</i>	number of command data bytes to write to slave.
<i>data</i>	write data buffer.
<i>data_bytes</i>	number of bytes to write to slave following the command write (and repeated start).

## Returns

0 => Success. Non zero => error condition.



## 2.9 ICC

### Macros

- `#define ICC_Flush()`

### Functions

- `void ICC_Enable (void)`
- `void ICC_Disable (void)`

### 2.9.1 Detailed Description

This is the high level API for the instruction cache controller module of the MAX32600 family of ARM Cortex based embedded microcontrollers.

## 2.10 IO MUX

### Enumerations

- enum ioman\_mapping\_t

### Functions

- uint32\_t IOMAN\_SPI0 (ioman\_mapping\_t map, uint8\_t core\_io, uint8\_t ss0, uint8\_t ss1, uint8\_t ss2, uint8\_t ss3, uint8\_t ss4, uint8\_t sr0, uint8\_t sr1, uint8\_t quad, uint8\_t fast)
- uint32\_t IOMAN\_SPI1 (ioman\_mapping\_t map, uint8\_t core\_io, uint8\_t ss0, uint8\_t ss1, uint8\_t ss2, uint8\_t ss3, uint8\_t ss4, uint8\_t sr0, uint8\_t sr1, uint8\_t quad, uint8\_t fast)
- uint32\_t IOMAN\_SPI2 (ioman\_mapping\_t map, uint8\_t core\_io, uint8\_t ss0, uint8\_t ss1, uint8\_t ss2, uint8\_t ss3, uint8\_t ss4, uint8\_t sr0, uint8\_t sr1, uint8\_t quad, uint8\_t fast)
- uint32\_t IOMAN\_UART0 (ioman\_mapping\_t map, uint8\_t tr, uint8\_t cts, uint8\_t rts)
- uint32\_t IOMAN\_UART1 (ioman\_mapping\_t map, uint8\_t tr, uint8\_t cts, uint8\_t rts)
- uint32\_t IOMAN\_I2CM0 (ioman\_mapping\_t map, uint8\_t mstr\_io)
- uint32\_t IOMAN\_I2CM1 (ioman\_mapping\_t map, uint8\_t mstr\_io)
- uint32\_t IOMAN\_I2CS0 (ioman\_mapping\_t map, uint8\_t slave\_io)
- uint32\_t IOMAN\_CRNT (uint8\_t p0, uint8\_t p1, uint8\_t p2, uint8\_t p3, uint8\_t p4, uint8\_t p5, uint8\_t p6, uint8\_t p7)
- uint32\_t IOMAN\_CRNTMode (uint8\_t p0, uint8\_t p1, uint8\_t p2, uint8\_t p3, uint8\_t p4, uint8\_t p5, uint8\_t p6, uint8\_t p7)
- uint32\_t IOMAN\_LCD (uint32\_t m, uint32\_t s0, uint32\_t s1)

### 2.10.1 Detailed Description

High level API to program the IO pin matrix manager of the MAX32600 family of ARM Cortex based embedded microcontrollers.

### 2.10.2 Enumeration Type Documentation

**enum ioman\_mapping\_t**

Pin mapping define values common to all modules.

Enumerator

<b><i>MXC_E_IOMAN_MAPPING_A</i></b>	Pin Mapping 'A'
<b><i>MXC_E_IOMAN_MAPPING_B</i></b>	Pin Mapping 'B'
<b><i>MXC_E_IOMAN_MAPPING_C</i></b>	Pin Mapping 'C'
<b><i>MXC_E_IOMAN_MAPPING_D</i></b>	Pin Mapping 'D'
<b><i>MXC_E_IOMAN_MAPPING_E</i></b>	Pin Mapping 'E'
<b><i>MXC_E_IOMAN_MAPPING_F</i></b>	Pin Mapping 'F'
<b><i>MXC_E_IOMAN_MAPPING_G</i></b>	Pin Mapping 'G'
<b><i>MXC_E_IOMAN_MAPPING_H</i></b>	Pin Mapping 'H'

### 2.10.3 Function Documentation

```
uint32_t IOMAN_CRNT ( uint8_t p0, uint8_t p1, uint8_t p2, uint8_t p3, uint8_t p4,  
uint8_t p5, uint8_t p6, uint8_t p7 )
```

Set the pin mapping for current drive module.

## Parameters

<i>p0</i>	Request pin pair for current drive port 0
<i>p1</i>	Request pin pair for current drive port 1
<i>p2</i>	Request pin pair for current drive port 2
<i>p3</i>	Request pin pair for current drive port 3
<i>p4</i>	Request pin pair for current drive port 4
<i>p5</i>	Request pin pair for current drive port 5
<i>p6</i>	Request pin pair for current drive port 6
<i>p7</i>	Request pin pair for current drive port 7

**uint32\_t IOMAN\_CRNTMode ( uint8\_t *p0*, uint8\_t *p1*, uint8\_t *p2*, uint8\_t *p3*, uint8\_t *p4*, uint8\_t *p5*, uint8\_t *p6*, uint8\_t *p7* )**

Set the mode value for selected port(s) pin(s) in the current drive module.

## Parameters

<i>p0</i>	Set current mode for pin selected in port 0
<i>p1</i>	Set current mode for pin selected in port 1
<i>p2</i>	Set current mode for pin selected in port 2
<i>p3</i>	Set current mode for pin selected in port 3
<i>p4</i>	Set current mode for pin selected in port 4
<i>p5</i>	Set current mode for pin selected in port 5
<i>p6</i>	Set current mode for pin selected in port 6
<i>p7</i>	Set current mode for pin selected in port 7

**uint32\_t IOMAN\_I2CM0 ( ioman\_mapping\_t *map*, uint8\_t *mstr\_io* )**

Set the pin mapping for I2C master 0 module.

## Parameters

<i>map</i>	Set the pin mapping for all configured I2CM pins
<i>mstr_io</i>	Request master mode for SCK and SDA pins.

**uint32\_t IOMAN\_I2CM1 ( ioman\_mapping\_t *map*, uint8\_t *mstr\_io* )**

Set the pin mapping for I2C master 1 module.

## Parameters

<i>map</i>	Set the pin mapping for all configured I2CM pins
<i>mstr_io</i>	Request master mode for SCK and SDA pins.

**uint32\_t IOMAN\_I2CS0 ( ioman\_mapping\_t *map*, uint8\_t *slave\_io* )**

Set the pin mapping for I2C slave module.

## Parameters

<i>map</i>	Set the pin mapping for all configured I2C slave pins
<i>slave_io</i>	Request slave mode for SCK and SDA pins.

**uint32\_t IOMAN\_LCD ( uint32\_t *m*, uint32\_t *s0*, uint32\_t *s1* )**

Set the pin mapping of the LCD module.

## Parameters

<i>s0</i>	Set LCD SEG mode for GPIO[55:24]
<i>s1</i>	Set LCD SEG mode for GPIO[63:56]

**uint32\_t IOMAN\_SPI0 ( ioman\_mapping\_t *map*, uint8\_t *core\_io*, uint8\_t *ss0*, uint8\_t *ss1*, uint8\_t *ss2*, uint8\_t *ss3*, uint8\_t *ss4*, uint8\_t *sr0*, uint8\_t *sr1*, uint8\_t *quad*, uint8\_t *fast* )**

IOMUX mappings (7x7/WLP) .

GPIOs	Prior- ity_1	Prior- ity_2	Prior- ity_3	Prior- ity_4	Prior- ity_5	Prior- ity_6	Prior- ity_7
P0.0	SPI0A_SCK	SPI1A_SS1	SPI1A_SR0			CUR_0_DRAM	UART0D_RX
P0.1	SPI0A_MOSI	SPI1A_SS2	SPI1A_SR1			CUR_0_SRAM	UART0D_TX
P0.2	SPI0A_MISO	SPI1A_SS3	SPI1A_SDI02			CUR_1_DRAM	UART0D_CTS
P0.3	SPI0A_SS0	SPI1A_SS4	SPI1A_SDI03			CUR_1_SRAM	UART0D_RTS
P0.4	SPI1A_SCK	SPI0A_SS1	SPI0A_SR0			CUR_2_DRAM	I2CM0D/SD_SDA
P0.5	SPI1A_MOSI	SPI0A_SS2	SPI0A_SR1			CUR_2_SRAM	I2CM0D/SD_SCL
P0.6	SPI1A_MISO	SPI0A_SS3	SPI0A_SDI02			CUR_3_DRAM	I2CM1D/SH_SDA
P0.7	SPI1A_SS0	SPI0A_SS4	SPI0A_SDI03			CUR_3_SRAM	I2CM1D/SH_SCL
P1.0	UART0A_RX			SPI0B_SCK	SPI1B_SS1	SPI1B_SR0	
P1.1	UART0A_TX			SPI0B_MOSI	SPI1B_SS2	SPI1B_SR1	
P1.2	UART1A_RX	UART0A_CTS		SPI0B_MISO	SPI1B_SS3	SPI1B_SDI02	
P1.3	UART1A_TX	UART0A_RTS		SPI0B_SS0	SPI1B_SS4	SPI1B_SDI03	
P1.4	I2CM0A/SA_SDA			SPI1B_SCK	SPI0B_SS1	SPI0B_SR0	
P1.5	I2CM0A/SA_SCL			SPI1B_MOSI	SPI0B_SS2	SPI0B_SR1	
P1.6	I2CM1A/SE_SDA	UART1A_CTS		SPI1B_MISO	SPI0B_SS3	SPI0B_SDI02	UART1D_RX
P1.7	I2CM1A/SE_SCL	UART1A_RTS	SPI2A_SR0	SPI1B_SS0	SPI0B_SS4	SPI0B_SDI03	UART1D_TX
P2.0	SPI2AB_SCK	UART0B_RX					
P2.1	SPI2AB_MOSI	UART0B_TX					
P2.2	SPI2AB_MISO	I2CM0B/SB_SDA					

P2.3	SPI2AB_SS0	I2CM0B/SB_SCK				
P2.4	LCD_COM0	UART1B_RX/UART0B_CTS	SPI2AB_SS1	SPI2B_SR0		
P2.5	LCD_COM1	UART1B_TX/UART0B_RTS	SPI2AB_SS2	SPI2AB_SR1		
P2.6	LCD_COM2	I2CM1B/SF_USART1B_CTS	SPI2AB_SS3	SPI2AB_SDIO2		
P2.7	LCD_COM3	I2CM1B/SF_USART1B_RTS	SPI2AB_SS4	SPI2AB_SDIO3		

IOMUX mappings (12x12)

GPIOs	Prior- ity_1	Prior- ity_2	Prior- ity_3	Prior- ity_4	Prior- ity_5	Prior- ity_6	Prior- ity_7
P0.0	SPI0A_SCK	SPI1A_SS1	SPI1A_SR0				UART0D_RX
P0.1	SPI0A_MOSI	SPI1A_SS2	SPI1A_SR1				UART0D_TX
P0.2	SPI0A_MISO	SPI1A_SS3	SPI1A_SDI02				UART0D_CTS
P0.3	SPI0A_SS0	SPI1A_SS4	SPI1A_SDI03				UART0D_RTS
P0.4	SPI1A_SCK	SPI0A_SS1	SPI0A_SR0				I2CM0D/S_SDA
P0.5	SPI1A_MOSI	SPI0A_SS2	SPI0A_SR1				I2CM0D/S_SCL
P0.6	SPI1A_MISO	SPI0A_SS3	SPI0A_SDI02				I2CM0H/S_SDA
P0.7	SPI1A_SS0	SPI0A_SS4	SPI0A_SDI03				I2CM0H/S_SCL
P1.0	UART0A_RX			SPI0B_SCK	SPI1B_SS1	SPI1B_SR0	
P1.1	UART0A_TX			SPI0B_MOSI	SPI1B_SS2	SPI1B_SR1	
P1.2	UART1A_RX	UART0A_CTS		SPI0B_MISO	SPI1B_SS3	SPI1B_SDI02	
P1.3	UART1A_TX	UART0A_RTS		SPI0B_SS0	SPI1B_SS4	SPI1B_SDI03	
P1.4	LCD_COM0	UART1B_RX	UART0B_CTS	SPI2AB_SS1	SPI2B_SR0		
P1.5	LCD_COM1	UART1B_TX	UART0B_RTS	SPI2AB_SS2	SPI2B_SR1		
P1.6	LCD_COM2	I2CM0F/S_SCL	UART1B_CTS	SPI2AB_SS3	SPI2B_SDI02		
P1.7	LCD_COM3	I2CM0F/S_SDA	UART1B_RTS	SPI2AB_SS4	SPI2B_SDI03		
P2.0	SPI2AB_SCK	UART0B_RX					
P2.1	SPI2AB_MOSI	UART0B_TX					
P2.2	SPI2AB_MISO	I2CM0B/S_SDA					
P2.3	SPI2AB_SS0	I2CM0B/S_SCL					
P2.4	I2CM0A/S_SDA			SPI1B_SCK	SPI0_SS1	SPI0B_SR0	
P2.5	I2CM0A/S_SCL			SPI1B_MOSI	SPI0_SS2	SPI0B_SR1	
P2.6	I2CM0E/S_SCL	UART1A_CTS		SPI1B_MISO	SPI0_SS3	SPI0B_SDI02	UART1D_RX
P2.7	I2CM0E/S_SDA	UART1A_RTS	SPI2A_SR0	SPI1B_SS0	SPI0_SS4	SPI0B_SDI03	UART1D_TX
P3.0	LCD_SEG0						



P3.1	LCD_SEG1						
P3.2	LCD_SEG2						
P3.3	LCD_SEG3						
P3.4	LCD_SEG4						
P3.5	LCD_SEG5						
P3.6	LCD_SEG6						
P3.7	LCD_SEG7						
P4.0	LCD_SEG8						
P4.1	LCD_SEG9						
P4.2	LCD_SEG10						
P4.3	LCD_SEG11						
P4.4	LCD_SEG12						
P4.5	LCD_SEG13						
P4.6	LCD_SEG14						
P4.7	LCD_SEG15						
P5.0	LCD_SEG16						
P5.1	LCD_SEG17						
P5.2	LCD_SEG18						
P5.3	LCD_SEG19						
P5.4	LCD_SEG20						
P5.5	LCD_SEG21						
P5.6	LCD_SEG22						
P5.7	LCD_SEG23						
P6.0	LCD_SEG24	SPI0C_SCK	SPI1C_SS1	SPI1C_SR0		CUR_0_DRAIN	
P6.1	LCD_SEG25	SPI0C_MOSI	SPI1C_SS2	SPI1C_SR1		CUR_0_SRC	
P6.2	LCD_SEG26	SPI0C_MISO	SPI1C_SS3	SPI1C_SDI02		CUR_1_DRAIN	
P6.3	LCD_SEG27	SPI0C_SS0	SPI1C_SS4	SPI1C_SDI03		CUR_1_SRC	
P6.4	LCD_SEG28	SPI1C_SCK	SPI0C_SS1	SPI0C_SR0		CUR_2_DRAIN	
P6.5	LCD_SEG29	SPI1C_MOSI	SPI0C_SS2	SPI0C_SR1		CUR_2_SRC	
P6.6	LCD_SEG30	SPI1C_MISO	SPI0C_SS3	SPI0C_SDI02		CUR_3_DRAIN	
P6.7							

P7.4	LCD_SEG36I2CM0C/S_SDA				CUR_6_DRAIN
P7.5	LCD_SEG37I2CM0C/S_SCL				CUR_6_SRC
P7.6	LCD_SEG38I2CM1G/S_SDART1C_CTS				CUR_7_DRAIN
P7.7	LCD_SEG39I2CM1G/S_SDART1C_RTS				CUR_7_SRC

Set the pin mapping of SPI0 module

Parameters

<i>map</i>	Select pinmapping for all enabled SPI pins
<i>core_io</i>	Request SPI mode for SCLK, SDIO(0) and SDIO(1)
<i>ss0</i>	Request slave select 0 active out
<i>ss1</i>	Request slave select 1 active out
<i>ss2</i>	Request slave select 2 active out
<i>ss3</i>	Request slave select 3 active out
<i>ss4</i>	Request slave select 4 active out
<i>sr0</i>	Request sr0 for flow control
<i>sr1</i>	Request sr1 for flow control
<i>quad</i>	Request quad IO
<i>fast</i>	Request fast mode

**uint32\_t IOMAN\_SPI1 ( ioman\_mapping\_t map, uint8\_t core\_io, uint8\_t ss0, uint8\_t ss1, uint8\_t ss2, uint8\_t ss3, uint8\_t ss4, uint8\_t sr0, uint8\_t sr1, uint8\_t quad, uint8\_t fast )**

Set the pin mapping of SPI1 module.

Parameters

<i>map</i>	Select pinmapping for all enabled SPI pins
<i>core_io</i>	Request SPI mode for SCLK, SDIO(0) and SDIO(1)
<i>ss0</i>	Request slave select 0 active out
<i>ss1</i>	Request slave select 1 active out
<i>ss2</i>	Request slave select 2 active out
<i>ss3</i>	Request slave select 3 active out
<i>ss4</i>	Request slave select 4 active out
<i>sr0</i>	Request sr0 for flow control
<i>sr1</i>	Request sr1 for flow control
<i>quad</i>	Request quad IO
<i>fast</i>	Request fast mode

**uint32\_t IOMAN\_SPI2 ( ioman\_mapping\_t map, uint8\_t core\_io, uint8\_t ss0, uint8\_t ss1, uint8\_t ss2, uint8\_t ss3, uint8\_t ss4, uint8\_t sr0, uint8\_t sr1, uint8\_t quad, uint8\_t fast )**

Set the pin mapping of SPI2 module.

## Parameters

<i>map</i>	Select pinmapping for all enabled SPI pins
<i>core_io</i>	Request SPI mode for SCLK, SDIO(0) and SDIO(1)
<i>ss0</i>	Request slave select 0 active out
<i>ss1</i>	Request slave select 1 active out
<i>ss2</i>	Request slave select 2 active out
<i>ss3</i>	Request slave select 3 active out
<i>ss4</i>	Request slave select 4 active out
<i>sr0</i>	Request sr0 for flow control
<i>sr1</i>	Request sr1 for flow control
<i>quad</i>	Request quad IO
<i>fast</i>	Request fast mode

**uint32\_t IOMAN\_UART0 ( ioman\_mapping\_t map, uint8\_t tr, uint8\_t cts, uint8\_t rts )**

Set the pin mapping of the UART0 module.

## Parameters

<i>map</i>	Set the pin mapping for all configured UART pins
<i>tr</i>	Request TX and RX pins
<i>cts</i>	Request CTS pin
<i>rts</i>	Request RTS pin

**uint32\_t IOMAN\_UART1 ( ioman\_mapping\_t map, uint8\_t tr, uint8\_t cts, uint8\_t rts )**

Set the pin mapping of the UART1 module.

## Parameters

<i>map</i>	Set the pin mapping for all configured UART pins
<i>tr</i>	Request TX and RX pins
<i>cts</i>	Request CTS pin
<i>rts</i>	Request RTS pin

## 2.11 LCD Display Driver

### Typedefs

- typedef int32\_t(\* lcd\_display\_callback\_t) (uint8\_t position, uint8\_t display\_char)

### Enumerations

- enum lcd\_duty\_t

### Functions

- void LCD\_Enable (void)
- void LCD\_Disable (void)
- int32\_t LCD\_Init (uint8\_t segments, uint8\_t gnd\_enable, uint8\_t frame\_rate, lcd\_duty\_t duty\_cycle, int32\_t(\*LCD\_DisplayChar\_cb)(uint8\_t position, uint8\_t ch), uint8\_t max\_length)
- void LCD\_SetAdjust (uint8\_t value)
- void LCD\_Clear (void)
- int32\_t LCD\_Display (uint8\_t \*msg)
- void LCD\_Write (uint8\_t address, uint8\_t data)
- void LCD\_Hold (void)
- void LCD\_Update (void)

#### 2.11.1 Detailed Description

This is the high level API for the liquid-crystal display driver module of the MAX32600 family of ARM Cortex based embedded microcontrollers.

#### 2.11.2 Typedef Documentation

**typedef int32\_t(\* lcd\_display\_callback\_t) (uint8\_t position, uint8\_t display\_char)**

This function is to be defined in whole by the external device specific driver code. This is where the device specific driver should decode from the position and display\_char which segments of LCD RAM do write and then call lcd\_write() correctly.

Parameters

<i>position</i>	position of display.
<i>display_char</i>	character to display.

#### 2.11.3 Enumeration Type Documentation

**enum lcd\_duty\_t**

Supported duty cycles for the LCD Controller.

Enumerator

**LCD\_DUTY\_STATIC** Each pin is dedicated to a single LCD segment.

**LCD\_DUTY\_50** 1/2 duty cycle. Each pin can drive two LCD segments.

**LCD\_DUTY\_33** 1/3 duty cycle. Each pin can drive three LCD segments.

**LCD\_DUTY\_25** 1/4 duty cycle. Each pin can drive four LCD segments.

## 2.11.4 Function Documentation

**int32\_t LCD\_Display ( uint8\_t \* msg )**

Send a full string to the LCD device and activate in an atomic way.

Parameters

<i>msg</i>	string do display in whole.
------------	-----------------------------

**int32\_t LCD\_Init ( uint8\_t segments, uint8\_t gnd\_enable, uint8\_t frame\_rate, lcd\_duty\_t duty\_cycle, int32\_t (\*)(uint8\_t position, uint8\_t ch) LCD\_DisplayChar\_cb, uint8\_t max\_length )**

Initialize the controller for use with a specific LCD display.

Parameters

<i>segments</i>	Number of segments driven by the controller.
<i>gnd_enable</i>	Connect Radj to ground if true.
<i>frame_rate</i>	Display frame rate.
<i>duty_cycle</i>	See lcd_duty_t} for duty cycle enumerations.
<i>LCD_DisplayChar_cb</i>	Callback function to write character to display.
<i>max_length</i>	maximum lcd display length

Returns

0 for success

**void LCD\_SetAdjust ( uint8\_t value )**

Set the adjustment resistor. This will change the contrast in the LCD controller waveform generator.

Parameters

<i>value</i>	resistor value (0-255, four bits of resolution).
--------------	--

**void LCD\_Write ( uint8\_t address, uint8\_t data )**

Write a byte to a specific LCD address. This is the function that the device specific function lcd\_display\_char() should use.

Parameters

<i>address</i>	LCD RAM address.
<i>data</i>	LCD RAM data.

## 2.12 Peripheral Management Unit

### Functions

- `int8_t PMU_GetChannel (void)`
- `int32_t PMU_Start (int8_t channel, const void *opcode, void(*intr_cb)(int32_t exit_status, void *cb_arg), void *cb_arg)`
- `void PMU_SetCounter (int8_t channel, int8_t counter_num, uint16_t value)`
- `void PMU_Stop (int8_t channel)`

### 2.12.1 Detailed Description

This is the high level API for the peripheral management unit module of the MAX32600 family of ARM Cortex based embedded microcontrollers.

### 2.12.2 Function Documentation

**`int8_t PMU_GetChannel ( void )`**

Request and lock a PMU channel. The channel will be automatically free when the PMU program completes with the 'stop' bit set in the final op-code of the PMU program.

Returns

The next available channel in a stack fashion, or -1 if none are available

**`void PMU_SetCounter ( int8_t channel, int8_t counter_num, uint16_t value )`**

Set a loop counter value on a channel.

Parameters

<i>channel</i>	Channel number to set the value on.
<i>counter_num</i>	Counter number for the channel, (0 or 1).
<i>value</i>	Loop count value.

**`int32_t PMU_Start ( int8_t channel, const void * opcode, void(*) (int32_t exit_status, void *cb_arg) intr_cb, void * cb_arg )`**

Start a PMU program on a channel.

Parameters

<i>channel</i>	Channel that will run the PMU program.
<i>opcode</i>	Pointer to the first opcode of the PMU program.
<i>intr_cb</i>	Callback function to be called for every opcode that has the interrupt bit set. The arguments to the callback function include a void pointer specified in the next arg to this func <i>cb_arg</i> , and a single bit value of 1 if the interrupt opcode has the stop bit set indicating completion of this PMU program. If the channel was allocated with <code>PMU_GetChannel()</code> , having the 'stop' bit set in an opcode will automatically free the channel.
<i>cb_arg</i>	Pointer to be passed to the interrupt callback function.

## Returns

0 => Success. Non zero => error condition.

**void PMU\_Stop ( int8\_t *channel* )**

Stop a running channel. This will de-assert the enable bit on the channel and stop the running PMU program at the current op-code. The PMU interrupt will not get set and the int\_cb function will not be called.

## Parameters

<i>channel</i>	Channel to stop.
----------------	------------------

## 2.13 Power Management

### Enumerations

- enum pwrseq\_vdd3\_trip\_point\_t
- enum mxc\_pwr\_mode\_t
- enum mxc\_pwr\_enable\_t
- enum mxc\_pwr\_trickle\_charger\_t
- enum mxc\_pwr\_device\_t
- enum mxc\_pwr\_event\_t
- enum mxc\_pwrman\_pad\_mode\_t

### Functions

- void PWR\_SetTripPointVDD3 (uint32\_t vdd3, void(\*trippoint)(void))
- void PWR\_EnableGPIO (void)
- void PWR\_DisableGPIO (void)
- void PWR\_SetGPIOWUD (uint8\_t port, uint8\_t pin, uint8\_t act\_high)
- void PWR\_ClearAllGPIOWUD (void)
- void PWR\_ClearGPIOWUD (uint8\_t port, uint8\_t pin)
- void PWR\_SetCompWUD (uint8\_t index, uint8\_t rising\_edge)
- void PWR\_ClearCompWUD (uint8\_t index)
- void PWR\_ClearAllCompWUD (void)
- void PWR\_ClearFlags (void)
- void PWR\_SetMode (mxc\_pwr\_mode\_t mode, void(\*wakeup)(void))
- void PWR\_Sleep (void)
- void PWR\_Init (void)
- void PWR\_Enable (mxc\_pwr\_enable\_t module)
- void PWR\_Disable (mxc\_pwr\_enable\_t module)
- void PWR\_SetTrickleCharger (mxc\_pwr\_trickle\_charger\_t decode)
- void PWR\_EnableDevRun (mxc\_pwr\_device\_t device)
- void PWR\_EnableDevSleep (mxc\_pwr\_device\_t device)
- void PWR\_DisableDevRun (mxc\_pwr\_device\_t device)
- void PWR\_DisableDevSleep (mxc\_pwr\_device\_t device)
- void PWR\_EnableAllWakeupEvents (void)
- void PWR\_DisableAllWakeupEvents (void)
- void PWR\_EnableWakeupEvent (mxc\_pwr\_event\_t event)
- void PWR\_DisableWakeupEvent (mxc\_pwr\_event\_t event)
- void PWR\_SetGPIOWeakDriver (uint8\_t port, uint8\_t pin, uint8\_t act\_high)

### 2.13.1 Detailed Description

This is the high level API for the power management module of the MAX32600 family of ARM Cortex based embedded microcontrollers.



## 2.13.2 Enumeration Type Documentation

### **enum mxc\_pwr\_device\_t**

Defines devices to enable/disable.

Enumerator

***MXC\_E\_PWR\_DEVICE\_LDO*** LDO regulator power switch  
***MXC\_E\_PWR\_DEVICE\_CHZY*** CHZY regulator power switch  
***MXC\_E\_PWR\_DEVICE\_RO*** Relaxation oscillator power switch  
***MXC\_E\_PWR\_DEVICE\_NR*** Nano ring oscillator power switch  
***MXC\_E\_PWR\_DEVICE\_RTC*** Real-time clock power switch  
***MXC\_E\_PWR\_DEVICE\_SVM3*** VDD3 system voltage monitor power switch  
***MXC\_E\_PWR\_DEVICE\_SVM1*** VREG18 system voltage monitor power switch  
***MXC\_E\_PWR\_DEVICE\_SVMRTC*** VRTC system voltage monitor power switch  
***MXC\_E\_PWR\_DEVICE\_SVMVDDA3*** VDDA3 system voltage monitor power switch

### **enum mxc\_pwr\_enable\_t**

Defines modules to enable/disable.

Enumerator

***MXC\_E\_PWR\_ENABLE\_AFE*** AFE Powered  
***MXC\_E\_PWR\_ENABLE\_IO*** I/O Active  
***MXC\_E\_PWR\_ENABLE\_USB*** USB Powered  
***MXC\_E\_PWR\_ENABLE\_STATIC\_PULLUPS*** Static Pullups Enabled

### **enum mxc\_pwr\_event\_t**

Defines event masks to enable/disable.

Enumerator

***MXC\_E\_PWR\_EVENT\_SYS\_REBOOT*** Firmware reset event  
***MXC\_E\_PWR\_EVENT\_POWER\_FAIL*** Power fail event  
***MXC\_E\_PWR\_EVENT\_BOOT\_FAIL*** Boot fail event  
***MXC\_E\_PWR\_EVENT\_COMP\_FLAG*** Comparator wakeup event  
***MXC\_E\_PWR\_EVENT\_IO\_FLAG*** GPIO wakeup event  
***MXC\_E\_PWR\_EVENT\_VDD3\_RST*** VDD3 reset comparator event  
***MXC\_E\_PWR\_EVENT\_VDD3\_WARN*** VDD3 warning comparator event  
***MXC\_E\_PWR\_EVENT\_VDD1\_RST*** VREG18 reset comparator event  
***MXC\_E\_PWR\_EVENT\_VDD1\_LOW\_RST*** VREG18 reset low comparator event  
***MXC\_E\_PWR\_EVENT\_VDD1\_WARN*** VREG18 warning comparator event  
***MXC\_E\_PWR\_EVENT\_VRTC\_WARN*** VRTC comparator event  
***MXC\_E\_PWR\_EVENT\_POR3Z\_FAIL*** POR3 and POR3\_lite event  
***MXC\_E\_PWR\_EVENT\_RTC\_CMPR0*** RTC cmpr0 event  
***MXC\_E\_PWR\_EVENT\_RTC\_CMPR1*** RTC cmpr1 event  
***MXC\_E\_PWR\_EVENT\_RTC\_PRESCALE\_CMP*** RTC prescale event  
***MXC\_E\_PWR\_EVENT\_RTC\_ROLLOVER*** RTC rollover event  
***MXC\_E\_PWR\_EVENT\_BROWNOUT*** RTC brownout event  
***MXC\_E\_PWR\_EVENT\_USB\_PLUG*** RTC usb plug inserted event  
***MXC\_E\_PWR\_EVENT\_USB\_REMOVE*** RTC usb plug removed event  
***MXC\_E\_PWR\_EVENT\_VDD22\_RST*** VDD22 reset comparator event  
***MXC\_E\_PWR\_EVENT\_VDD195\_RST*** VDD195 reset comparator event

**enum mxc\_pwr\_mode\_t**

Defines power modes.

Enumerator

***MXC\_E\_PWR\_MODE\_LP0*** ARM deep sleep mode without data retention (WFE)  
***MXC\_E\_PWR\_MODE\_LP1*** ARM deep sleep mode with data retention (WFE)  
***MXC\_E\_PWR\_MODE\_LP2*** ARM sleep mode (WFI)  
***MXC\_E\_PWR\_MODE\_LP3*** No sleep mode

**enum mxc\_pwr\_trickle\_charger\_t**

Enumerator

***MXC\_E\_PWR\_TRICKLE\_CHARGER\_NO\_DIODE\_W\_250\_OHM*** Trickle charger with no diode and 250 ohm resistor  
***MXC\_E\_PWR\_TRICKLE\_CHARGER\_NO\_DIODE\_W\_2K\_OHM*** Trickle charger with no diode and 2k ohm resistor  
***MXC\_E\_PWR\_TRICKLE\_CHARGER\_NO\_DIODE\_W\_4K\_OHM*** Trickle charger with no diode and 4k ohm resistor  
***MXC\_E\_PWR\_TRICKLE\_CHARGER\_DIODE\_W\_250\_OHM*** Trickle charger with diode and 250 ohm resistor  
***MXC\_E\_PWR\_TRICKLE\_CHARGER\_DIODE\_W\_2K\_OHM*** Trickle charger with diode and 2k ohm resistor  
***MXC\_E\_PWR\_TRICKLE\_CHARGER\_DIODE\_W\_4K\_OHM*** Trickle charger with diode and 4k ohm resistor

**enum mxc\_pwrman\_pad\_mode\_t**

Defines PAD Modes for Wake Up Detection.

Enumerator

***MXC\_E\_PWRMAN\_PAD\_MODE\_CLEAR\_SET*** WUD Mode for Selected PAD = Clear/Activate  
***MXC\_E\_PWRMAN\_PAD\_MODE\_ACT\_HI\_LO*** WUD Mode for Selected PAD = Set WUD Act Hi/Set WUD Act Lo  
***MXC\_E\_PWRMAN\_PAD\_MODE\_WEAK\_HI\_LO*** WUD Mode for Selected PAD = Set Weak Hi/ Set Weak Lo  
***MXC\_E\_PWRMAN\_PAD\_MODE\_NONE*** WUD Mode for Selected PAD = No pad state change

**enum pwrseq\_vdd3\_trip\_point\_t**

Defines the Supply Voltage Monitor Trip Setting for VDD3.

Enumerator

***MXC\_E\_VDD3\_1\_764V\_TRIP\_POINT*** VDD3 trip point = 1.764V  
***MXC\_E\_VDD3\_1\_798V\_TRIP\_POINT*** VDD3 trip point = 1.798V  
***MXC\_E\_VDD3\_1\_833V\_TRIP\_POINT*** VDD3 trip point = 1.833V  
***MXC\_E\_VDD3\_1\_870V\_TRIP\_POINT*** VDD3 trip point = 1.870V  
***MXC\_E\_VDD3\_1\_908V\_TRIP\_POINT*** VDD3 trip point = 1.908V  
***MXC\_E\_VDD3\_1\_948V\_TRIP\_POINT*** VDD3 trip point = 1.948V  
***MXC\_E\_VDD3\_1\_989V\_TRIP\_POINT*** VDD3 trip point = 1.989V  
***MXC\_E\_VDD3\_2\_032V\_TRIP\_POINT*** VDD3 trip point = 2.032V

<b><i>MXC_E_VDD3_2_077V_TRIP_POINT</i></b>	VDD3 trip point = 2.077V
<b><i>MXC_E_VDD3_2_125V_TRIP_POINT</i></b>	VDD3 trip point = 2.125V
<b><i>MXC_E_VDD3_2_174V_TRIP_POINT</i></b>	VDD3 trip point = 2.174V
<b><i>MXC_E_VDD3_2_226V_TRIP_POINT</i></b>	VDD3 trip point = 2.226V
<b><i>MXC_E_VDD3_2_280V_TRIP_POINT</i></b>	VDD3 trip point = 2.280V
<b><i>MXC_E_VDD3_2_337V_TRIP_POINT</i></b>	VDD3 trip point = 2.337V
<b><i>MXC_E_VDD3_2_397V_TRIP_POINT</i></b>	VDD3 trip point = 2.397V
<b><i>MXC_E_VDD3_2_460V_TRIP_POINT</i></b>	VDD3 trip point = 2.460V
<b><i>MXC_E_VDD3_2_526V_TRIP_POINT</i></b>	VDD3 trip point = 2.526V
<b><i>MXC_E_VDD3_2_597V_TRIP_POINT</i></b>	VDD3 trip point = 2.597V
<b><i>MXC_E_VDD3_2_671V_TRIP_POINT</i></b>	VDD3 trip point = 2.671V
<b><i>MXC_E_VDD3_2_749V_TRIP_POINT</i></b>	VDD3 trip point = 2.749V
<b><i>MXC_E_VDD3_2_833V_TRIP_POINT</i></b>	VDD3 trip point = 2.833V
<b><i>MXC_E_VDD3_2_921V_TRIP_POINT</i></b>	VDD3 trip point = 2.921V
<b><i>MXC_E_VDD3_3_015V_TRIP_POINT</i></b>	VDD3 trip point = 3.015V
<b><i>MXC_E_VDD3_3_116V_TRIP_POINT</i></b>	VDD3 trip point = 3.116V
<b><i>MXC_E_VDD3_3_223V_TRIP_POINT</i></b>	VDD3 trip point = 3.223V
<b><i>MXC_E_VDD3_3_339V_TRIP_POINT</i></b>	VDD3 trip point = 3.339V
<b><i>MXC_E_VDD3_3_462V_TRIP_POINT</i></b>	VDD3 trip point = 3.462V
<b><i>MXC_E_VDD3_3_595V_TRIP_POINT</i></b>	VDD3 trip point = 3.595V
<b><i>MXC_E_VDD3_3_730V_TRIP_POINT</i></b>	VDD3 trip point = 3.739V
<b><i>MXC_E_VDD3_3_895V_TRIP_POINT</i></b>	VDD3 trip point = 3.895V
<b><i>MXC_E_VDD3_4_064V_TRIP_POINT</i></b>	VDD3 trip point = 4.064V

### 2.13.3 Function Documentation

**void PWR\_ClearCompWUD ( uint8\_t *index* )**

Clears WUD for designated comparator.

Parameters

<i>index</i>	Comparator index.
--------------	-------------------

**void PWR\_ClearGPIOWUD ( uint8\_t *port*, uint8\_t *pin* )**

Clears WUD for designated GPIO port and pin.

Parameters

<i>port</i>	Port index.
<i>pin</i>	Pin index.

**void PWR\_DisableDevRun ( mxc\_pwr\_device\_t *device* )**

Disable a module in run mode.

Parameters

<i>device</i>	Device to disable in run mode.
---------------	--------------------------------

**void PWR\_DisableDevSleep ( mxc\_pwr\_device\_t device )**

Disable a module in sleep mode.

Parameters

<i>device</i>	Device to disable in sleep mode.
---------------	----------------------------------

**void PWR\_DisableWakeupEvent ( mxc\_pwr\_event\_t event )**

Disables wakeup event to wake up power sequencer for a given event.

Parameters

<i>event</i>	Event mask to disable.
--------------	------------------------

**void PWR\_EnableDevRun ( mxc\_pwr\_device\_t device )**

Enable a module in run mode.

Parameters

<i>device</i>	Device to enable in run mode.
---------------	-------------------------------

**void PWR\_EnableDevSleep ( mxc\_pwr\_device\_t device )**

Enable a module in sleep mode.

Parameters

<i>device</i>	Device to enable in sleep mode.
---------------	---------------------------------

**void PWR\_EnableWakeupEvent ( mxc\_pwr\_event\_t event )**

Enables wakeup events to wake up power sequencer for a given event.

Parameters

<i>event</i>	Event mask to enable.
--------------	-----------------------

**void PWR\_SetCompWUD ( uint8\_t index, uint8\_t rising\_edge )**

Sets up WUD for designated comparator.

Parameters

<i>index</i>	Comparator index.
--------------	-------------------

<i>rising_edge</i>	1 for rising edge, 0 for falling edge.
--------------------	--

**void PWR\_SetGPIOWeakDriver ( uint8\_t *port*, uint8\_t *pin*, uint8\_t *act\_high* )**

This function will set gpio in tristate with a 1 MEG pulldown.

Parameters

<i>port</i>	desired gpio port.
<i>pin</i>	desired gpio pin.
<i>act_high</i>	set 1 to high level; 0 to low level.

**void PWR\_SetGPIOWUD ( uint8\_t *port*, uint8\_t *pin*, uint8\_t *act\_high* )**

Sets up WUD for designated GPIO port and pin.

Parameters

<i>port</i>	Port index.
<i>pin</i>	Pin index.
<i>act_high</i>	1 for active high, 0 for active low.

**void PWR\_SetMode ( mxc\_pwr\_mode\_t *mode*, void(\*)(void) *wakeup* )**

Sets processor mode.

Parameters

<i>mode</i>	Sleep mode.
<i>wakeup</i>	Callback function for return from LP1.

**void PWR\_SetTrickleCharger ( mxc\_pwr\_trickle\_charger\_t *decode* )**

Set up trickle charger super-cap.

Parameters

<i>decode</i>	Trickle charger resistor and diode.
---------------	-------------------------------------

**void PWR\_SetTripPointVDD3 ( uint32\_t *vdd3*, void(\*)(void) *trippoint* )**

Sets the Voltage Trip Point for VDD3.

Parameters

<i>vdd3</i>	Use the pwrseq_vdd3_trip_point_t enumerations.
<i>trippoint</i>	Callback function for when the VDD3 voltage trippoint is reached .



## 2.14 PRNG

### Functions

- int PRNG\_Init (void)
- uint16\_t PRNG\_GetSeed (void)
- void PRNG\_AddUserEntropy (uint8\_t entropy)

#### 2.14.1 Detailed Description

This is the high level API for the MAX32600 PRNG module.

##### Note

The PRNG hardware does not produce true random numbers. The output should be used as a seed to an approved random-number algorithm, per a certifying authority such as NIST or PCI. The approved algorithm will output random numbers which are certified for use in encryption and authentication algorithms.

#### 2.14.2 Function Documentation

##### **void PRNG\_AddUserEntropy ( uint8\_t *entropy* )**

Add user entropy to the PRNG entropy source.

##### Parameters

<i>entropy</i>	This value will be mixed into the PRNG entropy source
----------------	---

##### **uint16\_t PRNG\_GetSeed ( void )**

Retrieve a seed value from the PRNG.

##### Note

The PRNG hardware does not produce true random numbers. The output should be used as a seed to an approved random-number algorithm, per a certifying authority such as NIST or PCI. The approved algorithm will output random numbers which are certified for use in encryption and authentication algorithms.

##### Returns

This function returns a 16-bit seed value

##### **int PRNG\_Init ( void )**

Initialize required clocks and enable PRNG module.

##### Note

Function will set divisors to /1 if they are found disabled. Otherwise, it will not change the divisor.

##### Returns

< 0 if error, otherwise success

## 2.15 Pulse Train

### Functions

- void PT\_Init (void)
- void PT\_SetPulseTrain (uint8\_t index, uint32\_t rate\_control, uint8\_t mode, uint32\_t pattern)
- void PT\_Start (void)
- void PT\_Stop (void)
- void PT\_Resync (uint32\_t resync\_pts)

### 2.15.1 Detailed Description

This is the high level API for the pulse train module of the MAX32600 family of ARM Cortex based embedded microcontrollers.

### 2.15.2 Function Documentation

**void PT\_Resync ( uint32\_t *resync\_pts* )**

Resynchronize individual pulse trains together.

Parameters

<i>resync_pts</i>	Mask of pulse train modules that need to be re-synced by bit number. Bit0->pt0, Bit1->pt1... etc.
-------------------	---

**void PT\_SetPulseTrain ( uint8\_t *index*, uint32\_t *rate\_control*, uint8\_t *mode*, uint32\_t *pattern* )**

This function configures pulse train module.

Parameters

<i>index</i>	pulse train index
<i>rate_control</i>	pulse train output rate
<i>mode</i>	sets either square wave or pulse train mode; for pulse train mode, defines pulse train length, also, pattern parameter will be used. (range 1-32)
<i>pattern</i>	no effect in square wave mode; in pulse train mode, it contains the repeating pattern that will be shifted out as the pulse train output stream



## 2.16 Real-time Clock

### Functions

- void RTC\_Enable (void)
- void RTC\_Disable (void)
- void RTC\_SetVal (uint32\_t value)
- void RTC\_SetPrescale (mxc\_rtc\_prescale\_t prescale)
- uint32\_t RTC\_GetVal (void)
- mxc\_rtc\_prescale\_t RTC\_GetPrescale (void)
- int8\_t RTC\_SetAlarm (uint32\_t value, void(\*alarm\_callback)(void))
- void RTC\_ClearAlarm (int8\_t alarm)
- int8\_t RTC\_SetContAlarm (mxc\_rtc\_prescale\_t mask, void(\*alarm\_callback)(void))
- void RTC\_ClearContAlarm (int8\_t alarm\_num)
- void RTC\_SetOvrflnt (void(\*overflow\_cb)(void))

### 2.16.1 Detailed Description

This is the high level API for the real-time clock module of the MAX32600 family of ARM Cortex based embedded microcontrollers.

### 2.16.2 Function Documentation

**void RTC\_ClearAlarm ( int8\_t alarm )**

Clear the alarm set by RTC\_SetAlarm()

Parameters

<i>alarm</i>	rtc_alarm returned by RTC_SetAlarm();
--------------	---------------------------------------

**mxc\_rtc\_prescale\_t RTC\_GetPrescale ( void )**

Get the current value of the real-time clock prescale ticks.

Returns

mxc\_rtc\_prescale\_t current real-time timer prescale.

**uint32\_t RTC\_GetVal ( void )**

Get the current value of the real-time clock counter.

Returns

uint32\_t current real-time timer value.

**int8\_t RTC\_SetAlarm ( uint32\_t value, void(\*)(void) alarm\_callback )**

Set a one shot alarm at desired real-time clock timer match.

## Parameters

<i>value</i>	rtc timer match value
<i>alarm_callback</i>	callback function when the rtc reached the value being

## Returns

alarm number, -1 for error

**int8\_t RTC\_SetContAlarm ( mxc\_rtc\_prescale\_t *mask*, void(\*)(void) *alarm\_callback* )**

Set a continuous alarm at desired real-time clock prescale mask value.

## Parameters

<i>mask</i>	rtc timer prescale mask value
<i>alarm_callback</i>	callback function when the rtc reached the value being

## Returns

alarm number, -1 for error

**void RTC\_SetPrescale ( mxc\_rtc\_prescale\_t *prescale* )**

Set the prescale of real-time clock, the value of which it ticks as related to the RTC crystal.

## Parameters

<i>prescale</i>	prescale will determine the accuracy of rtc.
-----------------	--

**void RTC\_SetVal ( uint32\_t *value* )**

Set and start the real-time clock.

## Parameters

<i>value</i>	value wanted to be set for real-time timer.
--------------	---

## 2.17 SPI

### Functions

- void SPI\_Config (spi\_slave\_t \*slave, uint8\_t port)
- void SPI\_ConfigClock (spi\_slave\_t \*slave, uint8\_t clk\_high, uint8\_t clk\_low, uint8\_t alt\_clk\_high, uint8\_t alt\_clk\_low, uint8\_t polarity, uint8\_t phase)
- void SPI\_ConfigSlaveSelect (spi\_slave\_t \*slave, uint8\_t slave\_select, uint8\_t polarity, uint8\_t act\_delay, uint8\_t inact\_delay)
- void SPI\_ConfigPageSize (spi\_slave\_t \*slave, spi\_page\_size\_t size)
- void SPI\_ConfigSpecial (spi\_slave\_t \*slave, spi\_flow\_ctrl\_t flow\_ctrl, uint8\_t polarity, uint8\_t ss\_sample\_mode\_en, uint8\_t out\_val, uint8\_t drv\_mode, uint8\_t three\_wire)
- uint8\_t SPI\_WaitFlowControl (spi\_slave\_t \*slave)
- int32\_t SPI\_TransmitAsync (spi\_slave\_t \*slave, const uint8\_t \*tx\_buf, uint32\_t tx\_size, void(\*tx\_handler)(int32\_t ret\_status), uint8\_t \*rx\_buf, uint32\_t rx\_size, void(\*rx\_handler)(uint32\_t ret\_size), spi\_size\_unit\_t unit, spi\_mode\_t mode, uint8\_t alt\_clk, uint8\_t last)
- int32\_t SPI\_Transmit (spi\_slave\_t \*slave, const uint8\_t \*tx\_buf, uint32\_t tx\_size, uint8\_t \*rx\_buf, uint32\_t rx\_size, spi\_size\_unit\_t unit, spi\_mode\_t mode, uint8\_t alt\_clk, uint8\_t last)

#### 2.17.1 Detailed Description

This is the high level API for the serial peripheral interface module of the MAX32600 family of ARM Cortex based embedded microcontrollers.

#### 2.17.2 Function Documentation

**void SPI\_Config ( spi\_slave\_t \* *slave*, uint8\_t *port* )**

Initialize SPI slave handle.

Parameters

<i>slave</i>	Pointer to spi_slave_t
<i>port</i>	Port to configure (0, 1, etc...)

**void SPI\_ConfigClock ( spi\_slave\_t \* *slave*, uint8\_t *clk\_high*, uint8\_t *clk\_low*, uint8\_t *alt\_clk\_high*, uint8\_t *alt\_clk\_low*, uint8\_t *polarity*, uint8\_t *phase* )**

Set up SPI clocks.

Parameters

<i>slave</i>	Pointer to spi_slave_t
<i>clk_high</i>	Number of system clock ticks that SPI clock will be high
<i>clk_low</i>	Number of system clock ticks that SPI clock will be low
<i>alt_clk_high</i>	Number of system clock ticks that SPI clock will be high

<i>alt_clk_low</i>	Number of system clock ticks that SPI clock will be low
<i>polarity</i>	Clock polarity
<i>phase</i>	Clock phase

**void SPI\_ConfigPageSize ( spi\_slave\_t \* *slave*, spi\_page\_size\_t *size* )**

Set up SPI page size.

Parameters

<i>slave</i>	Pointer to spi_slave_t
<i>unit</i>	Page size

**void SPI\_ConfigSlaveSelect ( spi\_slave\_t \* *slave*, uint8\_t *slave\_select*, uint8\_t *polarity*, uint8\_t *act\_delay*, uint8\_t *inact\_delay* )**

Set up SPI slave select signals.

Parameters

<i>slave</i>	Pointer to spi_slave_t
<i>slave_select</i>	Slave select index
<i>polarity</i>	Polarity of slave select signal (0: active low; 1: active high)
<i>act_delay</i>	Delay between slave select assert and active SPI clock
<i>inact_delay</i>	Delay between active SPI clock and slave select deassert

**void SPI\_ConfigSpecial ( spi\_slave\_t \* *slave*, spi\_flow\_ctrl\_t *flow\_ctrl*, uint8\_t *polarity*, uint8\_t *ss\_sample\_mode\_en*, uint8\_t *out\_val*, uint8\_t *drv\_mode*, uint8\_t *three\_wire* )**

Set up SPI special configuration.

Parameters

<i>slave</i>	Pointer to spi_slave_t
<i>flow_ctrl</i>	Flow control mode
<i>polarity</i>	Flow control polarity (0: active low; 1: active high)
<i>ss_sample_mode</i>	When asserted SDIO is driven prior to slave select assertion
<i>out_val</i>	Output value for SDIO prior to slave select assertion
<i>drv_mode</i>	Select which SDIO is driven prior to slave select assertion (0: MOSI, 1: MISO)
<i>three_wire</i>	Enable 3 wire mode (MISO and MOSI tied together)

**int32\_t SPI\_Transmit ( spi\_slave\_t \* *slave*, const uint8\_t \* *tx\_buf*, uint32\_t *tx\_size*, uint8\_t \* *rx\_buf*, uint32\_t *rx\_size*, spi\_size\_unit\_t *unit*, spi\_mode\_t *mode*, uint8\_t *alt\_clk*, uint8\_t *last* )**

Read from and/or write to a SPI slave.

## Parameters

<i>slave</i>	Pointer to <code>spi_slave_t</code>
<i>tx_buf</i>	Pointer to the buffer containing data to send
<i>tx_size</i>	Size of the data to send (maximum is 32)
<i>ret_status</i>	Argument to the callback function for return status; 0 => success.
<i>rx_buf</i>	Pointer to the buffer of receiving data
<i>rx_size</i>	Size of the data to read (maximum is 32)
<i>unit</i>	Unit for the size parameters
<i>mode</i>	Mode for the SPI transaction
<i>alt_clk</i>	Use alternate clock if asserted
<i>last</i>	If asserted SPI port will be cleaned up and slave select deasserted

## Returns

0 => Success. Non zero => error condition.

```
int32_t SPI_TransmitAsync ( spi_slave_t * slave, const uint8_t * tx_buf, uint32_t tx_size, void(*) (int32_t ret_status) tx_handler, uint8_t * rx_buf, uint32_t rx_size, void(*) (uint32_t ret_status) rx_handler, spi_size_unit_t unit, spi_mode_t mode, uint8_t alt_clk, uint8_t last )
```

Read from and/or write to a SPI slave, return immediately, let the transmission be handled by the ISR and hardware FIFOs.

## Parameters

<i>slave</i>	Pointer to <code>spi_slave_t</code>
<i>tx_buf</i>	Pointer to the buffer containing data to send
<i>tx_size</i>	Size of the data to send
<i>tx_handler</i>	Callback function to be called when data is finished being written to FIFO
<i>ret_status</i>	Argument to the callback function for return status; 0 => success.
<i>rx_buf</i>	Pointer to the buffer of receiving data
<i>rx_size</i>	Size of the data to read
<i>rx_handler</i>	Callback function to be called when data is finished being read from FIFO
<i>ret_size</i>	Size of the data read
<i>unit</i>	Unit for the size parameters
<i>mode</i>	Mode for the SPI transaction
<i>alt_clk</i>	Use alternate clock if asserted
<i>last</i>	If asserted SPI port will be cleaned up and slave select deasserted

## Returns

0 => Success. Non zero => error condition.

```
uint8_t SPI_WaitFlowControl ( spi_slave_t * slave )
```

Get the current MISO status.

## Parameters

<i>slave</i>	Pointer to <code>spi_slave_t</code>
--------------	-------------------------------------

## Returns

current MISO status (0: active low; 1: active high)

## 2.18 TMON

### Functions

- void TMON\_Enable (uint8\_t tmon\_select)
- void TMON\_Disable (void)
- void TMON\_SetCurrent (mxc\_afe\_tmon\_current\_t tmon\_current\_val)

### 2.18.1 Detailed Description

This is the high level API for the internal temperature monitor.

### 2.18.2 Function Documentation

**void TMON\_Enable ( uint8\_t *tmon\_select* )**

Enable TMON.

Parameters

<i>tmon_select</i>	Internal TMON Circuit = 0, External TMON Circuit to AIN1+ = 1
--------------------	---

**void TMON\_SetCurrent ( mxc\_afe\_tmon\_current\_t *tmon\_current\_val* )**

Setup of TMON current.

Parameters

<i>tmon_current_val</i>	TMON current value
-------------------------	--------------------

## 2.19 Timer

### Enumerations

- enum tmr\_period\_unit\_t

### Functions

- int32\_t TMR32\_TicksToPeriod (uint32\_t ticks, uint8\_t prescale, uint32\_t \*period, tmr\_period\_unit\_t \*units)
- int32\_t TMR16\_TicksToPeriod (uint16\_t ticks, uint8\_t prescale, uint32\_t \*period, tmr\_period\_unit\_t \*units)
- int32\_t TMR32\_PeriodToTicks (uint32\_t period, tmr\_period\_unit\_t unit, uint32\_t \*ticks, uint8\_t \*prescale)
- int32\_t TMR16\_PeriodToTicks (uint32\_t period, tmr\_period\_unit\_t unit, uint16\_t \*ticks, uint8\_t \*prescale)
- int32\_t TMR32\_Config (tmr32\_config\_t \*cfg, int32\_t index, mxc\_tmr\_mode\_t mode, uint32\_t ticks, uint8\_t prescale, uint8\_t duty\_cycle, uint8\_t polarity)
- int32\_t TMR16\_Config (tmr16\_config\_t \*cfg, int32\_t index, uint8\_t sub\_index, mxc\_tmr\_mode\_t mode, uint32\_t ticks, uint8\_t prescale)
- int32\_t TMR32\_Start (tmr32\_config\_t \*cfg, void(\*cb\_fn)(uint32\_t ticks))
- int32\_t TMR16\_Start (tmr16\_config\_t \*cfg, void(\*cb\_fn)(void))
- int32\_t TMR32\_Stop (tmr32\_config\_t \*cfg)
- int32\_t TMR16\_Stop (tmr16\_config\_t \*cfg)

### 2.19.1 Detailed Description

This is the high level API for the general purpose timer module of the MAX32600 family of ARM Cortex based embedded microcontrollers.

### 2.19.2 Enumeration Type Documentation

**enum tmr\_period\_unit\_t**

unit option for tick passing to timer\_setup()

Enumerator

***MXC\_E\_TMR\_PERIOD\_UNIT\_NANOSEC*** nanosecond  
***MXC\_E\_TMR\_PERIOD\_UNIT\_MICROSEC*** microsecond  
***MXC\_E\_TMR\_PERIOD\_UNIT\_MILLISEC*** millisecond  
***MXC\_E\_TMR\_PERIOD\_UNIT\_SEC*** second

### 2.19.3 Function Documentation

**int32\_t TMR16\_Config ( tmr16\_config\_t \* cfg, int32\_t index, uint8\_t sub\_index, mxc\_tmr\_mode\_t mode, uint32\_t ticks, uint8\_t prescale )**

This function will allocate and configure a handle for the 16-bit timer. Only MXC\_E\_TMR\_CTRL\_ONE\_SHOT and MXC\_E\_TMR\_CTRL\_CONTINUOUS modes are available for 16-bit timers.

## Parameters

<i>cfg</i>	pointer to <code>tmr16_config_t</code>
<i>index</i>	timer index (-1 for auto-assign).
<i>sub_index</i>	timer sub index (0 or 1).
<i>mode</i>	timer mode.
<i>ticks</i>	period in ticks.
<i>prescale</i>	clock prescale value.

## Returns

0 => Success. Non zero => error condition.

**int32\_t TMR16\_PeriodToTicks ( uint32\_t *period*, tmr\_period\_unit\_t *unit*, uint16\_t \* *ticks*, uint8\_t \* *prescale* )**

Converts a period and units to a number of ticks and a prescale value for the 16-bit timer.

## Parameters

<i>period</i>	period value.
<i>unit</i>	period units.
<i>ticks</i>	calculated number of ticks.
<i>prescale</i>	calculated timer clock prescale value.

## Returns

0 => Success. Non zero => error condition.

**int32\_t TMR16\_Start ( tmr16\_config\_t \* *cfg*, void(\*)(void) *cb\_fn* )**

This function will start the timer using the configuration handle allocated and returned by TMR16\_Config.

## Parameters

<i>cfg</i>	pointer to <code>tmr16_config_t</code>
<i>cb_fn</i>	callback function.

## Returns

0 => Success. Non zero => error condition.

**int32\_t TMR16\_Stop ( tmr16\_config\_t \* *cfg* )**

This function will stop the timer using the configuration handle allocated and returned by TMR16\_Config.

## Parameters

<i>cfg</i>	pointer to <code>tmr16_config_t</code>
------------	--

## Returns

0 => Success. Non zero => error condition.

**int32\_t TMR16\_TicksToPeriod ( uint16\_t *ticks*, uint8\_t *prescale*, uint32\_t \* *period*, tmr\_period\_unit\_t \* *units* )**

Converts a number of ticks and a prescale value to a period and units for the 16-bit timer.



## Parameters

<i>ticks</i>	number of ticks.
<i>prescale</i>	timer clock prescale value.
<i>period</i>	calculated period value.
<i>units</i>	calculated period units.

## Returns

0 => Success. Non zero => error condition.

**int32\_t TMR32\_Config ( tmr32\_config\_t \* *cfg*, int32\_t *index*, mxc\_tmr\_mode\_t *mode*, uint32\_t *ticks*, uint8\_t *prescale*, uint8\_t *duty\_cycle*, uint8\_t *polarity* )**

This function will allocate and configure a handle for the 32-bit timer.

## Parameters

<i>cfg</i>	pointer to tmr32_config_t
<i>index</i>	timer index (-1 for auto-assign).
<i>mode</i>	timer mode.
<i>ticks</i>	period in ticks.
<i>prescale</i>	clock prescale value.
<i>duty_cycle</i>	duty cycle (only used for TMR_CTRL_PWM mode).
<i>polarity</i>	polarity control for pad.

## Returns

0 => Success. Non zero => error condition.

**int32\_t TMR32\_PeriodToTicks ( uint32\_t *period*, tmr\_period\_unit\_t *unit*, uint32\_t \* *ticks*, uint8\_t \* *prescale* )**

Converts a period and units to a number of ticks and a prescale value for the 32-bit timer.

## Parameters

<i>period</i>	period value.
<i>unit</i>	period units.
<i>ticks</i>	calculated number of ticks.
<i>prescale</i>	calculated timer clock prescale value.

## Returns

0 => Success. Non zero => error condition.

**int32\_t TMR32\_Start ( tmr32\_config\_t \* *cfg*, void(\*) (uint32\_t ticks) *cb\_fn* )**

This function will start the timer using the configuration handle allocated and returned by TMR32\_Config.

## Parameters

<i>cfg</i>	pointer to tmr32_config_t
<i>cb_fn</i>	callback function with number of ticks for capture modes.

## Returns

0 => Success. Non zero => error condition.

**int32\_t TMR32\_Stop ( tmr32\_config\_t \* *cfg* )**

This function will stop the timer using the configuration handle allocated and returned by TMR32\_Config.

## Parameters

<i>cfg</i>	pointer to tmr32_config_t
------------	---------------------------

## Returns

0 => Success. Non zero => error condition.

**int32\_t TMR32\_TicksToPeriod ( uint32\_t *ticks*, uint8\_t *prescale*, uint32\_t \* *period*, tmr\_period\_unit\_t \* *units* )**

Converts a number of ticks and a prescale value to a period and units for the 32-bit timer.

## Parameters

<i>ticks</i>	number of ticks.
<i>prescale</i>	timer clock prescale value.
<i>period</i>	calculated period value.
<i>units</i>	calculated period units.

## Returns

0 => Success. Non zero => error condition.

## 2.20 UART

### Functions

- `int32_t UART_Config (uint32_t uart_index, uint32_t baud, uint8_t parity_enable, uint8_t parity_mode, uint8_t flow_control)`
- `int32_t UART_Write (uint32_t uart_index, const uint8_t *data, uint32_t length)`
- `int32_t UART_WriteAsync (uint32_t uart_index, const uint8_t *data, uint32_t length, void(*tx_done_cb)(int32_t ret_code))`
- `int32_t UART_Read (uint32_t uart_index, uint8_t *data, uint32_t length)`
- `void UART_ReadAsync (uint32_t uart_index, uint8_t *data, uint32_t length, void(*rx_cb)(int32_t ret_code))`
- `int32_t UART_Poll (uint32_t uart_index)`

### 2.20.1 Detailed Description

This is the high level API for the universal asynchronous receiver/transmitter module of the MAX32600 family of ARM Cortex based embedded microcontrollers.

### 2.20.2 Function Documentation

**`int32_t UART_Config ( uint32_t uart_index, uint32_t baud, uint8_t parity_enable, uint8_t parity_mode, uint8_t flow_control )`**

Setup a uart for transfer with standard UART parameters.

Parameters

<i>uart_index</i>	Index of UART to configure. (0,1, etc...)
<i>baud</i>	Baud rate (57600, 9600, etc..) The baud rate is calculated as a relation to system clock. If the system clock changes, it will affect the baud rate.
<i>parity_enable</i>	Enable or disable parity. (TRUE/FALSE)
<i>parity_mode</i>	odd = 0; even = 1.
<i>flow_control</i>	Enable or disable hardware flow control. (TRUE/FALSE)

Returns

0 => Success. Non zero => error condition.

**`int32_t UART_Poll ( uint32_t uart_index )`**

Check to see if the UART has any bytes in its receive FIFO.

Parameters

<i>uart_index</i>	Index of UART to configure. (0,1, etc...)
-------------------	---

Returns

Number of bytes in receive FIFO.

**`int32_t UART_Read ( uint32_t uart_index, uint8_t * data, uint32_t length )`**

Read data from the UART RX fifo.

## Parameters

<i>uart_index</i>	Index of UART to configure. (0,1, etc...)
<i>data</i>	Pointer to location data will be placed.
<i>length</i>	Maximum number of bytes to read.

## Returns

Number of bytes read.

**void UART\_ReadAsync ( uint32\_t *uart\_index*, uint8\_t \* *data*, uint32\_t *length*, void(\*) (int32\_t ret\_code) *rx\_cb* )**

Read data from the UART receiver in an asynchronous manner. This function will return immediately and it will setup the UART for interrupt level time to populate read\_count bytes into the data\_buffer and call the rx\_cb function when read\_count bytes are received.

If this function is called with NULL as rx\_cb, it will clear any rx callback and disable interrupt level reading from UART FIFO.

## Parameters

<i>uart_index</i>	Index of UART to configure. (0,1, etc...)
<i>data</i>	Pointer to received data allocation
<i>length</i>	Number of bytes to populate in data_buffer
<i>rx_cb</i>	Function called at interrupt level when read_count bytes are populated into data_buffer
<i>ret_code</i>	Number of bytes received or -1 for error condition

**int32\_t UART\_Write ( uint32\_t *uart\_index*, const uint8\_t \* *data*, uint32\_t *length* )**

Write data to the UART TX fifo. Returns after all data has been submitted to the FIFO.

## Parameters

<i>uart_index</i>	Index of UART to configure. (0,1, etc...)
<i>data</i>	Pointer to the transmit data buffer.
<i>length</i>	Length of data buffer and number of bytes to transmit.

## Returns

number of bytes written to fifo.

**int32\_t UART\_WriteAsync ( uint32\_t *uart\_index*, const uint8\_t \* *data*, uint32\_t *length*, void(\*) (int32\_t ret\_code) *tx\_done\_cb* )**

Write data to the UART TX fifo asynchronously Returns immediately and allows data to be sent to TX FIFO as allowed.

## Parameters

<i>uart_index</i>	Index of UART to configure. (0,1, etc...)
<i>data</i>	Pointer to the transmit data buffer.

<i>length</i>	Length of data buffer and number of bytes to transmit.
<i>tx_done_cb</i>	Callback for when all data has been sent to the FIFO (optional; NULL is valid)
<i>ret_code</i>	Callback argument; number of bytes sent or -1 for error condition

Returns

number of bytes written to fifo.

## 2.21 WDT

### Functions

- `int32_t WDT_EnableInt (uint8_t index, mxc_wdt_period_t int_period, void(*int_cb_fn)(void), uint8_t unlock_key, uint8_t lock_key)`
- `int32_t WDT_DisableInt (uint8_t index, uint8_t unlock_key, uint8_t lock_key)`
- `int32_t WDT_EnableWait (uint8_t index, mxc_wdt_period_t wait_period, void(*prewin_cb_fn)(void), uint8_t unlock_key, uint8_t lock_key)`
- `int32_t WDT_DisableWait (uint8_t index, uint8_t unlock_key, uint8_t lock_key)`
- `int32_t WDT_EnableReset (uint8_t index, mxc_wdt_period_t rst_period, uint8_t reboot, uint8_t unlock_key, uint8_t lock_key)`
- `int32_t WDT_DisableReset (uint8_t index, uint8_t unlock_key, uint8_t lock_key)`
- `int32_t WDT_Start (uint8_t index, uint8_t unlock_key, uint8_t lock_key)`
- `int32_t WDT_Reset (uint8_t index, uint8_t unlock_key, uint8_t lock_key)`
- `int32_t WDT_Stop (uint8_t index, uint8_t unlock_key, uint8_t lock_key)`

### 2.21.1 Detailed Description

This is the high level API for the watchdog timer interface module of the MAX32600 family of ARM Cortex based embedded microcontrollers.

### 2.21.2 Function Documentation

**`int32_t WDT_DisableInt ( uint8_t index, uint8_t unlock_key, uint8_t lock_key )`**

Disables the interrupt timeout for the watchdog specified.

Parameters

<i>index</i>	Index of watchdog to disable.
<i>unlock_key</i>	Key to unlock watchdog.
<i>lock_key</i>	Key to lock watchdog.

Returns

0 => Success. Non zero => error condition.

**`int32_t WDT_DisableReset ( uint8_t index, uint8_t unlock_key, uint8_t lock_key )`**

Disables the reset timeout for the watchdog specified.

Parameters

<i>index</i>	Index of watchdog to disable.
<i>unlock_key</i>	Key to unlock watchdog.
<i>lock_key</i>	Key to lock watchdog.

Returns

0 => Success. Non zero => error condition.

**int32\_t WDT\_DisableWait ( uint8\_t *index*, uint8\_t *unlock\_key*, uint8\_t *lock\_key* )**

Disables the pre-window timeout for the watchdog specified.

## Parameters

<i>index</i>	Index of watchdog to disable.
<i>unlock_key</i>	Key to unlock watchdog.
<i>lock_key</i>	Key to lock watchdog.

## Returns

0 => Success. Non zero => error condition.

**int32\_t WDT\_EnableInt ( uint8\_t *index*, mxc\_wdt\_period\_t *int\_period*, void(\*)(void) *int\_cb\_fn*, uint8\_t *unlock\_key*, uint8\_t *lock\_key* )**

Configures and enables the interrupt timeout for the watchdog specified.

## Parameters

<i>index</i>	Index of watchdog to configure and enable.
<i>int_period</i>	Interrupt period.
<i>int_cb_fn</i>	Interrupt callback function.
<i>unlock_key</i>	Key to unlock watchdog.
<i>lock_key</i>	Key to lock watchdog.

## Returns

0 => Success. Non zero => error condition.

**int32\_t WDT\_EnableReset ( uint8\_t *index*, mxc\_wdt\_period\_t *rst\_period*, uint8\_t *reboot*, uint8\_t *unlock\_key*, uint8\_t *lock\_key* )**

Configures and enables the reset timeout for the watchdog specified.

## Parameters

<i>index</i>	Index of watchdog to configure and enable.
<i>rst_period</i>	Reset period.
<i>reboot</i>	0 => reboot system. 1 => reset system.
<i>unlock_key</i>	Key to unlock watchdog.
<i>lock_key</i>	Key to lock watchdog.

## Returns

0 => Success. Non zero => error condition.

**int32\_t WDT\_EnableWait ( uint8\_t *index*, mxc\_wdt\_period\_t *wait\_period*, void(\*)(void) *prewin\_cb\_fn*, uint8\_t *unlock\_key*, uint8\_t *lock\_key* )**

Configures and enables the pre-window timeout for the watchdog specified.

## Parameters

<i>index</i>	Index of watchdog to configure and enable.
<i>wait_period</i>	Pre-window period.
<i>prewin_cb_fn</i>	Pre-window callback function.



<i>unlock_key</i>	Key to unlock watchdog.
<i>lock_key</i>	Key to lock watchdog.

Returns

0 => Success. Non zero => error condition.

**int32\_t WDT\_Reset ( uint8\_t *index*, uint8\_t *unlock\_key*, uint8\_t *lock\_key* )**

Feeds the watchdog specified.

Parameters

<i>index</i>	Index of watchdog to feed.
<i>unlock_key</i>	Key to unlock watchdog.
<i>lock_key</i>	Key to lock watchdog.

Returns

0 => Success. Non zero => error condition.

**int32\_t WDT\_Start ( uint8\_t *index*, uint8\_t *unlock\_key*, uint8\_t *lock\_key* )**

Starts the watchdog specified.

Parameters

<i>index</i>	Index of watchdog to start.
<i>unlock_key</i>	Key to unlock watchdog.
<i>lock_key</i>	Key to lock watchdog.

Returns

0 => Success. Non zero => error condition.

**int32\_t WDT\_Stop ( uint8\_t *index*, uint8\_t *unlock\_key*, uint8\_t *lock\_key* )**

Stops the watchdog specified.

Parameters

<i>index</i>	Index of watchdog to stop.
<i>unlock_key</i>	Key to unlock watchdog.
<i>lock_key</i>	Key to lock watchdog.

Returns

0 => Success. Non zero => error condition.