
## Datapath:



# **Components:**

Component Name			Functions	
Program Counter	Mux 3 (address of the next	Address of the current	Keeps track of the current	
	instruction)	instruction	instruction	
Instruction Memory	Memory address of the	Value of the instruction at the	Allows the CPU access to the	
	current instruction (PC)	current instruction address	instruction memory which provides	
			the CPU with the necessary information to complete tasks	
Registers	Instruction bits 4-15; Write	Data read from two registers	Holds the registers available for use	
Registers	data from data memory	Data read from two registers	by the CPU and allows the CPU	
			access to them to be read or written	
			to	
Immediate Generator	Immediate address of current	Immediate address of current	Provides the ALU and Program	
(Imm Gen)	instruction	instruction	counter with the immediate address	
			of the current instruction	
ALU	Read Register/Data 1 (rs1);	Zero-ith flag bit, ALU Result	Takes in the data from a register	
	Mux 1		and either another register or an	
			immediate generator which will do	
			computations which are necessary for the CPU	
			for the CFO	
Control	Opcode of current instruction	Branch; Memory to Register;	Takes in the opcode of the current	
		Memory Read; Memory Write;	instruction and determines which	
		ALU Source; ALU Opcode;	output is selected for the CPU to	
		Register Write	complete its necessary tasks	
Data Memory	Current address of the	Read data from the memory at	Allows access to the data memory which will store/load data	
	memory to be accessed; Data to be written to memory	the provided address	which will store/load data	
AND	Branch; Zero-ith flag bit	1 or 0	Enables Mux 3 for output to PC	
Adder 1	1; Address of current	Address of current instruction +	Sets up the possible next instruction	
	instruction	1	address for the program counter	
Adder 2	Memory address of the	PC + Imm. Gen	Used during a branch and/or jump	
	current instruction (PC); Data		instructions	
	from Imm Gen;			
Mux 1	Read Register Data 2; ALU	Read data 2 (rs2) or Imm Gen.	Provides the ALU with the	
	Source; Imm. Gen Data	data	necessary current instruction	
			execution which is controlled by the	
Mux 2	Memory to Register; Read	Read data from Data Memory or	control unit Provides the Register component	
WIUA Z	data from Data Memory;	ALU Result	with the information necessary to	
	ALU Result	The Result	write the required data to a	
			specified register; this is dependent	
			on the current instruction	
Mux 3	Control signal branch/jump	Address of the next instruction	Determines the next address to send	
	instruction address; Address		to PC; this could be either the next	
	of current instruction + Imm.		address or an address determined	
	Gen; Address of current		from a branch/jump instruction	
	instruction + 1			

#### **Fetching & Executing Instructions:**

The user is to assume that all register transfers begin with the Program Counter (PC) sending the initial/current instruction address to the Instruction Memory, which then breaks the instruction down by sending various bits to the Immediate Generator, Registers File, Control Unit, and then back to the Program Counter or current instruction.

Instruction	Opcode	Register Transfers	Type
plus	0000	R[rd] = R[rs1] + R[rs2], PC = PC + 1	R
min	0001	R[rd] = R[rs1] - R[rs2], PC = PC + 1	R
and	0010	R[rd] = R[rs1] & R[rs2], PC = PC + 1	R
or	0011	R[rd] = R[rs1]   R[rs2], PC = PC + 1	R
ldw	0100	R[rd] = M[R[rd][15:12] + imm](15:0), PC = PC + 1	I
stw	0101	R[rd] = M[R[rd] + imm](15:0), PC = PC + 1	I
plusi	0110	R[rd] = R[rd] + imm, PC = PC + 1	I
lui	0111	R[rd] = M[R[rd][15:12] + imm](15:0), PC = PC + imm	В
beq	1000	if(R[rs2] == R[rs1]), then $PC = PC + imm$ , else $PC = PC + 1$	В
bne	1001	if(R[rs2] != R[rs1]), then $PC = PC + imm$ , else $PC = PC + 1$	В
bgt	1010	if(R[rs2] > R[rs1]), then $PC = PC + imm$ , else $PC = PC + 1$	В
blt	1011	if(R[rs2] < R[rs1]), then $PC = PC + imm$ , else $PC = PC + 1$	В
bge	1100	$if(R[rs2] \ge R[rs1])$ , then $PC = PC + imm$ , else $PC = PC + 1$	В
blte	1101	$if(R[rs2] \le R[rs1])$ , then $PC = PC + imm$ , else $PC = PC + 1$	В
jmp	1110	PC = PC + imm	J
stop	1111	PC = PC	N/A

### **Control Signals:**

ALU Operation	ALU Opcode		
Add	00		
Subtract	01		
AND	10		
OR	11		

Instruction	Branch	Mem2Reg	MemRead	MemWrite	ALU	ALU	RegWrite
					Source	Opcode	
plus	0	0	0	0	0	00	1
min	0	0	0	0	0	01	1
and	0	0	0	0	0	10	1
or	0	0	0	0	0	11	1
ldw	0	1	1	0	1	00	1
stw	0	1	0	1	1	00	0
plusi	0	0	0	0	1	00	1
lui	0	0	0	0	0	xx	0
beq	1	X	0	0	0	01	0
bne	1	X	0	0	0	01	0
bgt	1	X	0	0	0	01	0
blt	1	X	0	0	0	01	0
bge	1	X	0	0	0	01	0
blte	1	X	0	0	0	01	0
jmp	1	1	0	0	X	XX	0
stop	0	0	0	0	0	XX	0

#### **Discussion:**

A Single Cycle Datapath was chosen for this project because at the time of this project, it was reviewed in class. It was also the easiest Datapath to understand from the book being that Pipelining is not mentioned until later in chapter 4 of the book.

I added two additional adders rather than running everything through the ALU to assist with the speed of the CPU and some of its adding operations. These additional adders will make address calculations move faster. The multiplexers are used to select outputs while also assisting with the neatness of the schematic.

My registers are positive-edge triggered as this will assist with knowing when an operation is expected to occur. My immediate generator only takes in the immediate bits [15:12] for I, B, and J-type instructions since these are the only types which utilize an immediate/constant value. When determining which ALU Opcode to use for my branch instructions, I realized that all instructions were able to be executed by utilizing the subtract arithmetic and comparing the two 16-bit registers. Once they are compared, the zero-flag will determine how the AND-gate operates, thus giving the proper/expected output.