



CS3120

Introduction of Integrated Circuit Design



Chapter 2

Logic Design With MOSFET

Andy, Yu-Guang Chen

Associate Professor, Department of EE, National Central University

Adjunct Assistant Professor, Department of CS, National Tsing Hua University

andyygchen@ee.ncu.edu.tw



Andy Yu-Guang Chen

1



Outline



- ◆ Ideal Switches and Boolean Operations
- ◆ MOSFETs as Switches
- ◆ Basic Logic Gates in CMOS
- ◆ Complex Logic Gates in CMOS
- ◆ Transmission Gate Circuits
- ◆ Clocking and Dataflow Control



Andy Yu-Guang Chen

2



2.1 Ideal Switches and Boolean Operation



- ◆ CMOS integrated circuits use **bi-directional** devices called MOSFETs as logic switches
- ◆ This chapter examines the logical characteristics of MOSFETs and develops techniques for building digital networks
- ◆ All digital designs are based on primitive logic operations
- ◆ The first task in our study of VLSI will be **to create electronic logic gates** that can be used as building blocks in complex switching networks



Andy Yu-Guang Chen


3



2.1 Ideal Switches and Boolean Operation



- ◆ Logic gates are created by sets of controlled switches
- ◆ In this idealized situation, (open or close) of the switch is controlled by the value of A
- ◆ **Assert-high** controlled switch
 - $y = x \cdot A$ iff $A = 1$
 - The relationship between x and y is **undefined** if $A=0$



Andy Yu-Guang Chen

4



2.1 Ideal Switches and Boolean Operation



- ◆ We can create a logic network by combining the concept of an ideal switch with a voltage source
- ◆ The two switches are **in series** with each other
 - $g = (a \cdot 1) \cdot b = a \cdot b$
 - $a = 1 \text{ AND } b = 1 \rightarrow \text{output} = 1$
- ◆ AND2 operation (2-input AND operation)




Figure 2.2 Series-connected switches



Andy Yu-Guang Chen

5



2.1 Ideal Switches and Boolean Operation



- ◆ We can create a logic network by combining the concept of an ideal switch with a voltage source
- ◆ The two switches are **in parallel** with each other
 - $g = (a \cdot 1) + (b \cdot 1) = a + b$
 - $a = 1 \text{ OR } b = 1 \rightarrow \text{output} = 1$
- ◆ OR2 operation (2-input OR operation)




Figure 2.4 Parallel-connected switches




Andy Yu-Guang Chen

6

2.1 Ideal Switches and Boolean Operation

- ◆ The switch drawings will be called schematic diagram
- ◆ Wire 1 and Wire 2 are assumed to be totally separate
 - The signal a on Wire 1 has no relationship to the signal b on Wire 2
- ◆ If we wish to create a connection, we will use a “dot”
 - The two wires are connected so that placing a signal a on one of the lines results in the same value on all points of both lines




Andy Yu-Guang Chen

7

2.1 Ideal Switches and Boolean Operation

- ◆ **Assert-low** controlled switch
 - $y = x \cdot \bar{A}$ iff $A = 0$
 - The relationship between x and y is **undefined** if $A=1$
- ◆ The assert-high and assert-low switch behave in a complementary manner



Andy Yu-Guang Chen

8

2.1 Ideal Switches and Boolean Operation

- ◆ The two switches are **in series** with each other

$$\triangleright g = (\bar{a} \cdot 1) \cdot \bar{b} = \bar{a} \cdot \bar{b} = \overline{a + b}$$

$\triangleright a = 0$ AND $b = 0 \rightarrow \text{output} = 1$

\triangleright If either a or b is a 1, then g is undefined

- ◆ NOR2 operation




Figure 2.6 Series-connected complementary switches

Andy Yu-Guang Chen

9

2.1 Ideal Switches and Boolean Operation

- ◆ Progress to the idea of using both types of switches in a single network
- ◆ Provide both logic 1 and logic 0 inputs in an effort to produce an output that is defined for all possible input combinations
- ◆ $y = \bar{a} \rightarrow$ NOT operation




Figure 2.7 A switch-based NOT gate

Andy Yu-Guang Chen

10

2.2 MOSFET as Switches

- ◆ MOSFET stands for **Metal Oxide-Semiconductor Field Effect Transistor**
 - Behave like the idealized switches
 - Obey circuit equations
 - Performance limited by the law of physics
- ◆ We concentrate on creating switching models for the devices in this chapter
- ◆ Complementary MOS
 - N channel MOSFET (nFET) behaves as an assert-high switch
 - P channel MOSFET (pFET) behaves as an assert-low switch




Figure 2.9 Symbols used for nFETs and pFETs

Andy Yu-Guang Chen

11

2.2 MOSFET as Switches

- ◆ The **gate** terminal acts as the control electrode for the device
- ◆ Applying a voltage on the gate electrode determines the current flow between **drain** and **source** terminals
- ◆ MOSFETs are intrinsically electronic devices
- ◆ To use them, we need to translate between **Boolean values** and **electrical parameters**




Figure 2.9 Symbols used for nFETs and pFETs

Andy Yu-Guang Chen

12

2.2 MOSFET as Switches

- ◆ Two power supply voltages V_{DD} and V_{SS} are defined
- ◆ Early generations of silicon MOS logic circuits used both positive and negative supply voltages
- ◆ Modern designs require only a single positive voltage V_{DD} and the ground connection
 - $V_{DD} = 5V$ or $3.3V$ or lower
 - $V_{SS} = 0V$




Figure 2.10 Dual power supply voltages




Figure 2.11 Single voltage power supply

Andy Yu-Guang Chen

13

2.2 MOSFET as Switches

- ◆ We can now define the relationship between logic variables and voltages
 - Boolean variables $\rightarrow x = 0$ or $x = 1$
 - Represent the variable x using a voltage V_x such that $0 \leq V_x \leq V_{DD}$
 - $x = 0$ means that $V_x = 0V$
 - $x = 1$ means that $V_x = V_{DD}$
- ◆ Realistic circuits are more lenient
 - Low voltages correspond to logic 0 values
 - High voltages correspond to logic 1 values




Figure 2.11 Single voltage power supply

Andy Yu-Guang Chen

14

2.2 MOSFET as Switches



p-type n-type

anode cathode




◆ P-N Junctions

- A junction between p-type and n-type semiconductor forms a diode
- Current flows only in one direction
- Potential barrier



Forward bias



Reverse bias

Andy Yu-Guang Chen


15

2.2 MOSFET as Switches

◆ nMOS Transistor

◆ Gate-oxide-body stack looks like a capacitor

- Gate and body are conductors
- SiO_2 (oxide) is a very good insulator
- Called metal-oxide-semiconductor (MOS) capacitor
- Even though gate is no longer made of metal




Andy Yu-Guang Chen

16

2.2 MOSFET as Switches

- ◆ Body is commonly tied to ground (0 V)
- ◆ When the gate is at a low voltage:
 - P-type body is at low voltage
 - Source-body and drain-body diodes are OFF
 - No current flows, transistor is OFF




Andy Yu-Guang Chen

17

2.2 MOSFET as Switches

- ◆ When the gate is at a high voltage:
 - Positive charge on gate of MOS capacitor
 - Negative charge attracted to body
 - Inverts a channel under gate to n-type
 - Now current can flow through n-type silicon from source through channel to drain, transistor is ON




Andy Yu-Guang Chen

18

2.2 MOSFET as Switches

- ◆ pMOS Transistor
- ◆ Similar, but doping and voltages reversed
 - Body tied to high voltage (V_{DD})
 - Gate low: transistor ON
 - Gate high: transistor OFF
 - Bubble indicates inverted behavior





Andy Yu-Guang Chen

19

2.2 MOSFET as Switches

- ◆ Ideally, an nFET behaves like an assert-high switch
- ◆ The pFET is exactly opposite in that it behaves like an assert-low switch
- ◆ MOSFETs allow us to design logic circuits using the technique assert-high and assert-low switching networks



Andy Yu-Guang Chen

20

2.2 MOSFET as Switches


- ◆ We want to define a range of voltages for both cases of $A = 0$ and $A=1$
- ◆ **Threshold voltage (V_T)**
 - Established during the **manufacturing process**
 - Is assumed to be a given value to the designer
 - nFETs and pFET have **different threshold voltages**

Andy Yu-Guang Chen

21

2.2 MOSFET as Switches

- ◆ nFET has a threshold voltage V_{Tn} , a positive number (0.5V~0.7V)
 - $V_{GS} \leq V_{Tn} \rightarrow$ open circuit \rightarrow transistor off
 - $V_{GS} \geq V_{Tn} \rightarrow$ close circuit \rightarrow transistor on
 - $V_A = V_{GSn}$




Andy Yu-Guang Chen

22

2.2 MOSFET as Switches

- ◆ A pFET behaves in a complementary manner
- ◆ V_{Tp} is a negative number ($-0.5V \sim -0.8V$)
- ◆ We use $V_{SGp} = -V_{GSp}$
 - $V_{SGp} \leq |V_{Tp}| \rightarrow$ open circuit \rightarrow transistor off
 - $V_{SGp} \geq |V_{Tp}| \rightarrow$ close circuit \rightarrow transistor on



Andy Yu-Guang Chen

23

2.2 MOSFET as Switches

- ◆ It is important to note that the logic 0 and logic 1 voltage ranges of V_A are different for the two types of FETs
- ◆ There are regions of overlap for both $A = 0$ and $A = 1$ values
 - It can be used if a uniform definition is needed
- ◆ $V_A = 0$ and $V_A = V_{DD}$ valid for both devices

Andy Yu-Guang Chen

24

2.2 MOSFET as Switches

◆ Pass Characteristics

- Ideal electrical switch can pass any voltage
- MOSFETs are more limited in their capabilities and are not able to pass arbitrary voltages from source to drain or vice versa
- Complementary MOS (CMOS)
 - Use pFET to pass logic 1 voltages of V_{DD}
 - Use nFETs to pass logic 0 voltages of $V_{SS} = 0\text{ V}$

Andy Yu-Guang Chen

25

2.2 MOSFET as Switches

◆ The pass characteristics of nFET

- If a logic 0 is connected from left to the right
- This results in an output voltage of $V_y = 0\text{ V}$ as desired
- If a V_{DD} is applied in the left, the output voltage is reduced to a value $V_y = V_{DD} - V_{Tn} \rightarrow$ Threshold voltage loss
- **nFET can only pass a weak logic 1 but strong logic 0**
- minimum value of the gate-source voltage need to maintain an on state is $V_{GSn} - V_{Tn}$




Figure 2.16 nFET pass characteristics

Andy Yu-Guang Chen

26

2.2 MOSFET as Switches

◆ The pass characteristics of pFET

- If a logic 1 is connected from left to the right
- This results in an output voltage of $V_y = V_{DD}$ as desired
- If a V_{SS} is applied in the left, the output voltage can only drop to a value $|V_{Tp}|$ → Threshold effect
- pFET can pass a strong logic 1 but only weak logic 0
- In order to keep the pFET on requires a minimum source-gate voltage of $V_{SGp} = |V_{Tp}|$




Figure 2.17 pFET pass characteristics

Andy Yu-Guang Chen

27

2.3 Basic Logic Gates in CMOS

- ◆ The concept of a general CMOS digital logic gate is in Fig. 2.18
- ◆ Use transistors to **divert** one of the supply voltages V_{dd} or 0V to output
- ◆ The upper and lower switch **will not close/open** at the same time
- ◆ They are **complementary pairs**
- ◆ The important of this behavior is that the nFET and pFET are electrical opposite → translates directly into a coherent switching scheme




Figure 2.18 General CMOS logic gate

Andy Yu-Guang Chen

28

2.3 Basic Logic Gates in CMOS

- ◆ The operation of the general logic gate is shown in Figure 2.19
- ◆ The only missing feature in this model is the method used to control the output switches





Figure 2.19 Operation of a CMOS logic gate

Andy Yu-Guang Chen

29

CMOS Power Consumption Problem

- ◆ Ideal CMOS gate does not consume power in the steady state (No current flow)
- ◆ But there is power consumption in the **transition**
 - The transitions are caused by changing values of input and output
 - If there is no change of input values, CMOS does not consume power (except leakage power)
- ◆ In reality, leakage current becomes an important issue
- ◆ When V_T goes down
 - Speed goes up
 - Leakage current goes up



Andy Yu-Guang Chen

30

2.3 Basic Logic Gates in CMOS

◆ The NOT gate

- The NOT or INVERT function: $f(x) = NOT(x) = \bar{x}$
- Only one transistor is on
- Avoid both transistors are on or off → ill-defined output




Figure 2.20 A CMOS complementary pair




Figure 2.24 Operation of the CMOS NOT gate

Andy Yu-Guang Chen

31

2.3 Basic Logic Gates in CMOS

◆ The CMOS NOR Gate

- Create 2-input NOR gate using the same principles
- Use a **complementary** nFET/pFET pair for each input
- Connect the output node to the power supply V_{DD} through pFETs
- Connect the output node to ground through nFETs
- Insure that the output is always a well-defined high or low voltage




Figure 2.25 NOR logic gate



Andy Yu-Guang Chen

32

2.3 Basic Logic Gates in CMOS

◆ NOR2 operation using a 4:1 multiplexor

$$\triangleright g(x, y) = \bar{x} \cdot \bar{y} \cdot 1 + \bar{x} \cdot y \cdot 0 + x \cdot \bar{y} \cdot 0 + x \cdot y \cdot 0 = \overline{x + y}$$



Andy Yu-Guang Chen

33

2.3 Basic Logic Gates in CMOS

◆ CMOS NOR2 circuit

- The one-to-one correspondence between each line in the equation and the circuit is obvious
- **Series-parallel** transistor arrangement




Figure 2.28 CMOS NOR2 gate

x	y	Mpx	Mpy	Mnx	Mny	g
0	0	on	on	off	off	1
0	1	on	off	off	on	0
1	0	off	on	on	off	0
1	1	off	off	on	on	0


Figure 2.29 Operational summary of the NOR2 gate

Andy Yu-Guang Chen

34

2.3 Basic Logic Gates in CMOS

◆ CMOS NOR3 circuit



Andy Yu-Guang Chen





35

2.3 Basic Logic Gates in CMOS

◆ CMOS NAND Gate

➤ NAND2 operation using a 4:1 multiplexor

$$\text{➤ } h(x, y) = \bar{x} \cdot \bar{y} \cdot 1 + \bar{x} \cdot y \cdot 1 + x \cdot \bar{y} \cdot 1 + x \cdot y \cdot 0 = \overline{x \cdot y}$$



x	y	Mpx	Mpy	Mnx	Mny	h
0	0	on	on	off	off	1
0	1	on	off	off	on	1
1	0	off	on	on	off	1
1	1	off	off	on	on	0

Figure 2.35 Operational summary of the NAND2 circuit

Andy Yu-Guang Chen

36

2.3 Basic Logic Gates in CMOS

◆ CMOS NAND3 circuit




Figure 2.36 A NAND3 logic gate in CMOS

Andy Yu-Guang Chen

37

2.4 Complex Logic Gates in CMOS

- ◆ CMOS is able to create a single circuit that provide several primitive operations (NOT, AND, OR) in an integrated manner
- ◆ **Complex** or **combinational** logic gates
- ◆ Consider Boolean expression $F(a, b, c) = \overline{a \cdot (b + c)}$




Figure 2.37 Logic function example

Andy Yu-Guang Chen

38



2.4 Complex Logic Gates in CMOS



- ◆ For pFET design

$$F(a,b,c) = \overline{a \cdot (b+c)} = \bar{a} + \overline{(b+c)} = [\bar{a} + (\bar{b} \cdot \bar{c})] \cdot 1$$

$$= \bar{a} \cdot 1 + (\bar{b} \cdot \bar{c}) \cdot 1$$

- ◆ For nFET design

$$F(a,b,c) = 0 \rightarrow a = 1 \text{ AND } (b+c) = 1 \rightarrow 0 \cdot [a \cdot (b+c)]$$




Figure 2.38 pFET circuit for F from equation (2.51)




Figure 2.39 nFET logic circuit for F



Andy Yu-Guang Chen

39



2.4 Complex Logic Gates in CMOS



- ◆ Put nFET and pFET together




Figure 2.41 Finished complex CMOS logic gate circuit




Andy Yu-Guang Chen

40

2.4 Complex Logic Gates in CMOS

◆ Structured Logic Design

- CMOS logic gates are intrinsic called **inverting**
- Outputs always produces a NOT operation



Andy Yu-Guang Chen

41

2.4 Complex Logic Gates in CMOS

◆ CMOS switching characteristics provide a natural means for implementing inverting logic forms such as AOI and OAI

- AOI: and, or, inverter $\rightarrow X = \overline{(a \cdot b) + (c \cdot d)}$
- OAI: or, and, inverter $\rightarrow Y = \overline{(a + e) \cdot (b + f)}$




Figure 2.48 Complete CMOS AOI and OAI circuits

Andy Yu-Guang Chen


42



2.4 Complex Logic Gates in CMOS



- ◆ Consider the function $X = \overline{a + b \cdot (c + d)}$
- ◆ The nFET circuit can be constructed by using the following arrangements
 - Group 1: nFETs with inputs c and d are in parallel
 - Group 2: an nFET with input b is in series with Group 1
 - Group 3: an nFET with input a is in parallel with the Group 1- Group 2 circuit
- ◆ Each group of pFETs can be associated with the nFET group that has the same inputs
 - Group 1: pFETs with inputs c and d are in series
 - Group 2: a pFET with input b is in parallel with Group 1 pFETs
 - Group 3: a pFET with input a is in series with the Group 1-Group 2 pFETs



Andy Yu-Guang Chen


43



2.4 Complex Logic Gates in CMOS



- ◆ Consider the function $X = \overline{a + b \cdot (c + d)}$




Andy Yu-Guang Chen

44

2.4 Complex Logic Gates in CMOS

◆ Bubble pushing

- Both the nFETs and the pFETs are wired such that parallel-connected transistors give the OR operation, while series-connected FETs provide the AND operation



Andy Yu-Guang Chen

45

2.4 Complex Logic Gates in CMOS

◆ XOR Gates

- $a \oplus b = \bar{a} \cdot b + a \cdot \bar{b}$
- $\overline{a \oplus b} = a \cdot b + \bar{a} \cdot \bar{b}$
- $a \oplus b = \overline{\overline{a \oplus b}} = \overline{a \cdot b + \bar{a} \cdot \bar{b}} \rightarrow \text{AOI structure}$





Figure 2.57 AOI XOR and XNOR gates

46

Andy Yu-Guang Chen




2.4 Complex Logic Gates in CMOS



◆ XNOR Gates

$$\triangleright a \oplus b = \bar{a} \cdot b + a \cdot \bar{b}$$

$$\triangleright \overline{a \oplus b} = \overline{\bar{a} \cdot b + a \cdot \bar{b}} \rightarrow \text{AOI structure}$$



Andy Yu-Guang Chen

47



2.4 Complex Logic Gates in CMOS



◆ Generalized AOI and OAI Logic Gates

$$\triangleright AOI22(a, b, c, d) = \overline{a \cdot b + c \cdot d}$$

$$\triangleright a \oplus b = AOI22(a, b, \bar{a}, \bar{b})$$

$$\triangleright \overline{a \oplus b} = AOI22(a, \bar{b}, \bar{a}, b)$$




Figure 2.58 General naming convention



Figure 2.59 Application of an AOI22 gate



Andy Yu-Guang Chen


48



2.5 Transmission Gate Circuits



- ◆ A CMOS transmission gate is created by connecting an nFET and pFET in parallel
 - $y = x \cdot s$ iff $s = 1$
- ◆ The pair acts as a good electrical switch
- ◆ TG is **bi-directional** switch



Andy Yu-Guang Chen

49



2.5 Transmission Gate Circuits



- ◆ Transmission gates are useful because they can transmit the entire voltage range $[0, V_{DD}]$ from left to right (or vice versa)
- ◆ The main drawback of using TGs in modern VLSI is they require two FETs and an implied inverter that takes s and produce \bar{s}



Andy Yu-Guang Chen

50

2.5 Transmission Gate Circuits

◆ 2:1 Multiplexors

$$F = P_0 \cdot \bar{s} + P_1 \cdot s$$




Figure 2.61 A TG-based 2-to-1 multiplexor

◆ 4:1 Multiplexors

$$F = P_0 \cdot \bar{s}_1 \cdot \bar{s}_0 + P_1 \cdot \bar{s}_1 \cdot s_0 + P_2 \cdot s_1 \cdot \bar{s}_0 + P_3 \cdot s_1 \cdot s_0$$

Andy Yu-Guang Chen

51

2.5 Transmission Gate Circuits

◆ TG-based XOR and XNOR




Figure 2.62 TG-based exclusive-OR and exclusive-NOR circuits


Andy Yu-Guang Chen

52

2.5 Transmission Gate Circuits

◆ TG-based OR

$$\triangleright f = a \cdot \bar{a} + \bar{a} \cdot b = a + \bar{a} \cdot b = a + b$$




Andy Yu-Guang Chen

53

2.5 Transmission Gate Circuits

◆ Alternate XOR/XNOR circuits

➤ Importance in designing error detection/correction functions



Andy Yu-Guang Chen

54





2.6 Clocking and Dataflow Control



◆ Frequency and period

$$f = \frac{1}{T}$$

◆ Applying the complementary clocks to transmission gate



Andy Yu-Guang Chen

55





2.6 Clocking and Dataflow Control



◆ Data synchronization

clock長度不能大於Thold




Andy Yu-Guang Chen

56

2.6 Clocking and Dataflow Control

◆ Data synchronization

可以在positive sig送值
negative sig取值




Andy Yu-Guang Chen

57

2.6 Clocking and Dataflow Control

- ◆ Clocked transmission gates synchronize the flow of signals, but the lines themselves cannot store the values for times longer than t_{hold} , which is very small
- ◆ A storage element such as a latch is needed
- ◆ SR Latch

1:1沒work



Andy Yu-Guang Chen

58

2.6 Clocking and Dataflow Control

- ◆ Clock control can be added to the circuit by inserting AND gates at the inputs to arrive at the modified logic diagram in Figure 2.71(a)
- ◆ This only allows changes in the inputs ^{clock} when $\phi = 1$
- ◆ Clocked SR Latch





Figure 2.71 Clocked SR latch

Andy Yu-Guang Chen

59

Evolution of FET Structure

- ◆ FinFET
 - Fin field-effect transistor
 - A multigate device, a MOSFET built on a substrate where the gate is placed on two, three, or four sides of the channel or wrapped around the channel, forming a double or even multi gate structure
 - The source/drain region forms fins on the silicon surface
 - The FinFET devices have significantly faster switching times and higher current density than planar CMOS



Source: Lam Research


Andy Yu-Guang Chen

60

Evolution of FET Structure

◆ Gate-All-Around

- Gate-all-around FETs (GAAFETs) are the successor to FinFETs, as they can work at sizes below 7 nm
- Similar in concept to a FinFET except that the gate material surrounds the channel region on all sides
- Depending on design, gate-all-around FETs can have two or four effective gates
- GAAFETs with up to 7 nanosheets have been demonstrated which allow for improved performance and/or reduced device footprint



Source: Lam Research

Andy Yu-Guang Chen

61

Q&A



Andy Yu-Guang Chen

62




Andy, Yu-Guang Chen
 Associate Professor, Department of EE, NCU
 Email: andyygchen@ee.ncu.edu.tw
 FB: Yu-Guang Chen
 IG: ncu.eda.andy
 Google account: andyygchen.ncu



Andy Yu-Guang Chen 63