



CS3120

Introduction of Integrated Circuit Design



Chap 4

Fabrication of CMOS Integrated Circuits

Andy, Yu-Guang Chen

Associate Professor, Department of EE, National Central University

Adjunct Assistant Professor, Department of CS, National Tsing Hua University

andygchen@ee.ncu.edu.tw



Andy Yu-Guang Chen

1



Outline



- ◆ 4.1 Overview of Silicon Processing
- ◆ 4.2 Material Growth and Deposition
- ◆ 4.3 Lithography
- ◆ 4.4 The CMOS Process Flow
- ◆ 4.5 Design Rules



Andy Yu-Guang Chen

2



Fabrication of CMOS Integrated Circuits

- ◆ An integrated circuit consists of several patterned layers of materials for transistors and interconnections
- ◆ We have understood the structure of CMOS now
- ◆ In this chapter, we discuss how the circuits are **fabricated** in the manufacturing process



Andy Yu-Guang Chen

3



4.1 Overview of Silicon Processing

- ◆ Wafers are typically 100-300mm in diameter and 0.4-0.7 mm thick
- ◆ Start with a bare polished surface
- ◆ The wafer is subjected to thousands of individual steps
 - Most important are the creating and patterning the layers materials
 - Others are cleaning and rinsing of the wafer
- ◆ Several weeks to make it through the entire processing line



Andy Yu-Guang Chen

4



4.1 Overview of Silicon Processing




Figure 4.1 Silicon wafer showing die sites



Andy Yu-Guang Chen

5



4.1 Overview of Silicon Processing



◆ Fabrication yield

- Not every site is functional

- Fabrication Yield $Y = \frac{N_G}{N_T}$
 - N_G : number of good site
 - N_T : number of total site

- A yield of $Y = 85\%$ means that 85% of the chips operate as they should

- Empirical analysis shows that $Y = e^{-\sqrt{DA}}$ where A is the area and D is the defect density
 - Defect density: Average # of defects per cm^2



Andy Yu-Guang Chen

6



4.2 Material Growth and Deposition



- ◆ Stacking layers of various materials in a pre-specified sequence
- ◆ Most layers are created first and then patterned using lithographic sequence
- ◆ We discuss materials growth and deposition



Andy Yu-Guang Chen

7



4.2.1 Silicon Dioxide



- ◆ Critically important in IC processing
 - Excellent electrical insulator
 - Adheres well to all material
 - Thermal oxide: Grown on a wafer
 - $\text{Si} + \text{O}_2 \rightarrow \text{SiO}_2$
 - Depends on temperature, crystal orientation, and growth time
 - Wet oxidation
 - $\text{Si} + 2\text{H}_2\text{O} \rightarrow \text{SiO}_2 + 2\text{H}_2$
 - Deposited on the top (a.k.a CVD oxide)
 - Create SiO_2 and deposit them on the surface
 - $\text{SiH}_4(\text{gas}) + 2\text{O}_2(\text{gas}) \rightarrow \text{SiO}_2(\text{solid}) + 2\text{H}_2\text{O}(\text{gas})$
 - Chemical Vapor Deposition (CVD)



Andy Yu-Guang Chen

8

4.2.1 Silicon Dioxide




Figure 4.2 Thermal oxide growth




Figure 4.3 CVD oxide process

Andy Yu-Guang Chen

9

4.2.2 Silicon Nitride

◆ Silicon Nitride (Si₃N₄)

- $3\text{SiH}_4(\text{gas}) + 4\text{NH}_3(\text{gas}) \rightarrow \text{Si}_3\text{N}_4(\text{solid}) + 12\text{H}_2(\text{gas})$
- Strong barrier to most atoms
- Use as an overglass layer
- Final protective coating on a chip

Andy Yu-Guang Chen

10



4.2.3 Polysilicon

- ◆ Deposit silicon on top of SiO_2
 - The silicon attempts to crystallize but can't find a crystal structure for reference
 - Result in the formation of small crystallites
 - The material is then called **polycrystal silicon** or **polysilicon**
- ◆ Polysilicon is universally used as gate material in FETs
- ◆ Add Ti or Pt to reduce the sheet resistance



Andy Yu-Guang Chen

11



4.2.4 Metals

- ◆ Aluminum (Al) is the most common metal for interconnect wiring
 - Al has good adhesion and is easy to pattern
 - The problem is electromigration (EM)




Figure 4.4 Visualization of electromigration effects in aluminum



Andy Yu-Guang Chen

12



4.2.4 Electromigration

- ◆ High current flow **densities** tend to literally move atoms from one end and creates pits called voids
- ◆ Current density: $J = \frac{I}{A}$ where A is the cross-sectional area
- ◆ **Electromigration** is controlled by specifying the minimum line width w needed to keep J below a maximum value J_{max}
 - This is **design rule**
- ◆ Copper has been introduced as a replacement to aluminum. Resistivity is one-half the value of Al




Andy Yu-Guang Chen

13



4.2.4 VDD Ground Network



Andy Yu-Guang Chen

14

4.2.5 Doped Silicon Layers

- ◆ Introduce donor or acceptor
- ◆ A doped silicon layer is a patterned n or p type
- ◆ Ion implantation: the atoms are first ionized in a chamber, and then accelerated to high energies
- ◆ Ions smashed into the substrate




Figure 4.5 Basic sections of an ion implanter

Andy Yu-Guang Chen

15

4.2.6 Chemical-Mechanical Polishing

- ◆ Chemical etching and mechanical “sanding” to produce planar surfaces




Figure 4.8 Surface planarization

Andy Yu-Guang Chen

16



4.3 Lithography

- ◆ **Photolithography**: optically project the shadow of the pattern onto the surface of the chip
- ◆ The same process to make printed circuit boards
- ◆ Start with a desired pattern defined for each layer
- ◆ **Mask** (reticle) is typically 5-10x the size of the actual chip
 - Transparent (no metal) and opaque (metal)



Andy Yu-Guang Chen

17



4.3 Lithography


- ◆ First, coat the wafer with a light-sensitive liquid plastic material **photoresist** (or called resist)
 - Sensitive to light
- ◆ Exposure step. (Figure 4.9- 4.14)
- ◆ After the resist is developed, **hardened layers** remain in the regions that were shielded from the light
 - Hardened layer: protect underlying regions from the **etching** process



Andy Yu-Guang Chen

18

4.3 Lithography




Andy Yu-Guang Chen

19

4.3 Lithography


- ◆ Coat the surface with light-sensitive liquid material
- ◆ Spin the wafer for uniform coating



Andy Yu-Guang Chen

20

4.3 Lithography



Andy Yu-Guang Chen

21

4.3 Lithography

- ◆ The region shield from light is harden and others are rinsed away




Figure 4.12 Characteristics of positive photoresist

Andy Yu-Guang Chen

22

4.3 Lithography

- ◆ Hardened resist layer is used protect underlying regions from the etching process
- ◆ The etching step removes oxide in the unprotected regions
- ◆ This technique is used to pattern layer including poly, CVD oxides, metals




Figure 4.13 Etching of an oxide layer

Andy Yu-Guang Chen

23

4.3 Lithography

- ◆ The resist-oxide layers are used to shield from an ion implantation step





Figure 4.14 Creation of doped silicon patterns

Andy Yu-Guang Chen

24



4.3 Lithography



Andy Yu-Guang Chen

25



4.3.1 Clean Room



- ◆ Lithographic process is sensitive to dust particles and is performed in clean room environment
- ◆ HEPA (high-efficient particulate air) filter with 99.97%



Andy Yu-Guang Chen

26

4.4 The CMOS Process Flow

- ◆ Study the main steps in a “standard” silicon CMOS process
- ◆ Device and circuit engineers view processing parameters as the fundamental limit to how fast transistors can operate
- ◆ The system architect understands that logic blocks need to be created in silicon, and that the processing dictates area allocations, interconnect levels, delays, clock speeds, and dozens of other system-level considerations
- ◆ Initial steps are shown in Figure 4.16 (see next page)



Andy Yu-Guang Chen

27

4.4 The CMOS Process Flow





Figure 4.16 (a) Initial sequences in the CMOS fabrication sequence



Andy Yu-Guang Chen

28

4.4 The CMOS Process Flow




Andy Yu-Guang Chen

29

4.4 The CMOS Process Flow


◆ Self-aligned gate process



Andy Yu-Guang Chen

30


4.4 The CMOS Process Flow



Andy Yu-Guang Chen

31

4.4 The CMOS Process Flow



Andy Yu-Guang Chen

32

4.4 The CMOS Process Flow

- ◆ After all of the metal layers have been added, the entire chip is covered with the overglass layer that protects the surface from external contaminants
 - Silicon nitride is the most common overglass material
- ◆ The simplest way to interface the silicon circuitry with the outside world is to use a **pad frame** arrangement where large metal **bonding pads** surround the central chip core area

Andy Yu-Guang Chen

33

4.4 The CMOS Process Flow





Figure 4.19 Bonding pad structure

Andy Yu-Guang Chen

34


4.4 The CMOS Process Flow



Andy Yu-Guang Chen

35


4.4 The CMOS Process Flow



Andy Yu-Guang Chen

36


4.4 The CMOS Process Flow



Andy Yu-Guang Chen

37


4.4 The CMOS Process Flow



Andy Yu-Guang Chen

38


4.4 The CMOS Process Flow



Andy Yu-Guang Chen

39


4.4 The CMOS Process Flow



Andy Yu-Guang Chen

40


4.4 The CMOS Process Flow



Andy Yu-Guang Chen

41

4.4 The CMOS Process Flow




Andy Yu-Guang Chen

42



4.4 The CMOS Process Flow




Andy Yu-Guang Chen

43




4.4 The CMOS Process Flow



Andy Yu-Guang Chen

44


4.4 The CMOS Process Flow



Andy Yu-Guang Chen

45


4.4 The CMOS Process Flow



Andy Yu-Guang Chen

46


4.4 The CMOS Process Flow



Andy Yu-Guang Chen

47


4.4 The CMOS Process Flow



Andy Yu-Guang Chen

48

4.4 The CMOS Process Flow



Andy Yu-Guang Chen

49

4.4 The CMOS Process Flow

◆ Lightly doped drain (LDD) FETs




Figure 4.20 Sequence for creating a lightly doped drain nFET





Figure 4.21 LDD nFET with silicided gate and contacts

Andy Yu-Guang Chen

50



4.4 The CMOS Process Flow



Andy Yu-Guang Chen

51



4.5 Design Rule



- ◆ The role of physical design is to create a set of masks that define the integrated circuit
- ◆ The drawing area is based on a reference grid pattern with the distance between each grid point representing a specific length
- ◆ Fabrication equipment process limited **accuracy**



Andy Yu-Guang Chen

52



4.5 Design Rule



◆ Topological design rules

- a set of **geometrical specifications** that dictate the design of the layout masks

◆ A design rule set provides numerical values for minimum dimensions, line spacing, and other geometrical quantities.

- w = minimum width specification
- s = minimum spacing value
- d = generic minimum distance
- Ex: w_{m1} minimum width of a metal1 line
 s_{m1-m1} minimum spacing between metal1 line



Andy Yu-Guang Chen

53



4.5 Design Rule




Figure 4.24 Design rule limits for two polysilicon lines



Andy Yu-Guang Chen

54



4.5 Design Rule



◆ Lambda design rule

- a simpler set of design rules that can be easily scaled.

◆ Spacing, width, distances are written in the form of value = $m \cdot \lambda$

- Ex. $W = 2 \lambda$, $s = 3 \lambda$

◆ The draw back is the low packing density using the integer value of m



Andy Yu-Guang Chen

55



4.5 Design Rule



◆ Design rules can be classified into 4 types: minimum width, minimum spacing, surround, and extension.

- Surround: when a feature must be placed inside of an existing feature. Ex.: active contact.
- Extension rule: requires that portion of the pattern to be extended beyond the edge of a border. Ex.: poly.



Andy Yu-Guang Chen

56

4.5 Design Rule




Figure 4.26 Misalignment-induced defect

Andy Yu-Guang Chen

57

4.5 Design Rule





Figure 4.27 Example of an extend (gate overhang) design rule

Andy Yu-Guang Chen

58

4.5.1 Physical Limitations

- ◆ Line width limitation: reticle shadow does not have sharp edges due to optical diffraction. Feature size should be much less than optical wavelength
- ◆ Etching profiles



Andy Yu-Guang Chen

59

4.5.1 Physical Limitations




Figure 4.29 Limits on n+ spacings



Andy Yu-Guang Chen

60


4.5.1 Physical Limitations

Why DFM?

AnaGlobe



曝光後製作出來的圖形已經變形得無法接受



Copyright © by ANA GLOBE PT. All rights reserved.

www.anaglobe.com

Andy Yu-Guang Chen


61

4.5.1 Physical Limitations


Why DFM?

AnaGlobe

- 左側的孔會曝出右邊的結果



當波長小於孔徑繞射會嚴重影響成像，目前曝光所使用的光波長為193nm，而我們所要顯影的線寬卻是65nm或更小



光的雙狹縫干涉

Copyright © by ANA GLOBE PT. All rights reserved.

www.anaglobe.com


Andy Yu-Guang Chen

62

4.5.1 Physical Limitations

Why DFM?

- Horizontal dimension is close to vertical dimension
- Process effects cause shape distortion from ideal layout
- Shape distortion causes electrical performance deviation



Copyright © by ANA GLOBE PTE. All rights reserved.

www.anaglobe.com

Andy Yu-Guang Chen

63

4.5.1 Physical Limitations

Microlithography 微影製程

- 將圖形顯影於矽晶圓




Copyright © by ANA GLOBE PTE. All rights reserved.

www.anaglobe.com

Andy Yu-Guang Chen

64

4.5.1 Physical Limitations



Andy Yu-Guang Chen

65

4.5.2 Physical Limitations

- ◆ A CMOS process provide electrical layout rules
- ◆ These tend to be in the form of changes to the basic rule values when certain electrical conditions occur
- ◆ Electrical rules be provided directly in the general set, or as an addendum
- ◆ An example of an electrical rule is the allowed width of interconnect line

Andy Yu-Guang Chen

66



Summary

- ◆ Fabrication process and fabrication yield
- ◆ Material Growth and Deposition
- ◆ Lithography
- ◆ The CMOS Process Flow
- ◆ Design Rules



Andy Yu-Guang Chen

67



Q&A



Andy Yu-Guang Chen

68



Andy, Yu-Guang Chen
 Associate Professor, Department of EE, NCU
 Email: andyygchen@ee.ncu.edu.tw
 FB: Yu-Guang Chen
 IG: ncu.eda.andy
 Google account: andyygchen.ncu

Andy Yu-Guang Chen

69