



CS3120

Introduction of Integrated Circuit Design



Chapter 11 / 13

Sequential Logic Design and Memory

Andy, Yu-Guang Chen

Associate Professor, Department of EE, National Central University

Adjunct Assistant Professor, Department of CS, National Tsing Hua University

andyygchen@ee.ncu.edu.tw



Outline



- ◆ Latches
- ◆ Flip-Flop
- ◆ Static RAM (SRAM) Cells
- ◆ Static RAM (SRAM) Arrays
- ◆ Memory Architecture



Andy Yu-Guang Chen

2




Combinational Circuits



◆ Combinational circuits

- Contains no memory elements
- The outputs depends on the inputs



Andy Yu-Guang Chen


3



Sequential Circuits



◆ Sequential circuits



- A feedback path
- The state of the sequential circuit
- (inputs, current state) \Rightarrow (outputs, next state)
- Synchronous: the transition happens at discrete instants of time
- Asynchronous: at any instant of time



Andy Yu-Guang Chen

4

Synchronous Clocking

Synchronous clocking II





Figure: Toy example of a synchronously clocked circuit.

Andy Yu-Guang Chen

5

Latches

- ◆ A latch is a device that can receive and hold an input bit
- ◆ A simple D-latch forms the basis for memory designs
- ◆ A latch is transparent in that a change in D is seen at the output Q and Q'




Andy Yu-Guang Chen

6

Latches

◆ CMOS circuit for a D-latch



Andy Yu-Guang Chen

7

Latches

◆ Gated D-latch with Enable control





Figure 11.31 Gated D-latch with *Enable* control

Andy Yu-Guang Chen

8

Latches

◆ AOI CMOS gate for D-latch with Enable




Andy Yu-Guang Chen


9

CMOS VLSI Latch

- ◆ Many static D-latches CMOS VLSI are constructed from inverters and TGs and pass FETs
- ◆ These circuits are relatively slow because the bi-stable circuit tries to hold onto the stored values and resists changes



(a) Bistable circuit



(b) Ring oscillator


Figure 11.33 Closed-loop inverter configurations

Andy Yu-Guang Chen

10

CMOS VLSI Latch

◆ Operation of a bi-stable circuit



Andy Yu-Guang Chen

11

CMOS VLSI Latch

◆ To create a D-latch, we must provide an entry node for the input bit

- Receiver circuit: value of D is held by the bi-stable circuit formed by the inverter pair
- Inverter 1 can use relatively large FETs, but Inverter 2 is purposely made weaker by using small transistors
- Adding a transmission gate at the input gives us the ability to control the loading




Figure 11.35 Adding an input node to the bistable circuit

Andy Yu-Guang Chen

12

CMOS VLSI Latch

- ◆ These circuits are relatively slow
 - The bi-stable circuit tries to hold onto the stored values and resists changes
 - If we force a change of the stored voltage, the feedback that exists from the output back to the input fights the transition

◆ Solution

- Add another switch that breaks the feedback loop




Figure 11.36 D-latch using oppositely phased switches

Andy Yu-Guang Chen

13

CMOS VLSI Latch

◆ Operation of the D-latch




Figure 11.37 Operation of the D-latch

Andy Yu-Guang Chen


14



Ring Oscillator



- ◆ A **ring oscillator** is a device composed of an odd number of NOT gates in a ring. Simple 3-inverter ring oscillator whose output frequency is $1/(6 \times \text{inverter delay})$.



- ◆ Applications:

- Jitter of ring oscillators is commonly used in hardware random number generators
- Ring oscillators can also be used to measure the effects of voltage and temperature on a chip
- Measure the effects of manufacturing process variations



Andy Yu-Guang Chen

15



D Flip-Flop



- ◆ A flip-flop differs from a latch in that it is non-transparent
- ◆ The basic DFF design is a master-slave configuration
- ◆ The master-slave circuit acts as a positive edge-triggered device since the value of D during the positive clock edge defines the value of the bit



Andy Yu-Guang Chen

16


D Flip-Flop

◆ Edge-triggered flip-flop

- The state changes during a clock-pulse transition


◆ Master-slave D flip-flop

- Two separate latches
- A master latch (positive-level triggered)
- A slave latch (negative-level triggered)
 - Output change can be triggered only by and during the transition of the clock from 1 to 0




D Flip-Flop

◆ Master-slave DFF





Case: $D = 1, \emptyset = 0$




Andy Yu-Guang Chen

19




When $\emptyset = 0 \rightarrow \emptyset = 1$



Andy Yu-Guang Chen

20

Case: $D = 0, \phi = 0$



Andy Yu-Guang Chen

21

DFF circuits with assert-low clear




Figure 11.43 DFF circuits with assert-low Clear and Clear/Set controls

Control s in out

0	0	1
0	1	1
1	0	in
1	1	in

Figure 11.42 NAND2 used as a control element

Andy Yu-Guang Chen

22

DFF circuits with Load control





Figure 11.45 D-type flip-flop with *Load* control

Andy Yu-Guang Chen

23

Characterizing Flip Flop Timing


- ◆ **Setup Time:** t_{su} —Time D must remain stable before the clock changes
- ◆ **Hold Time:** t_h —Time D must remain stable after the clock changes
- ◆ **Clock to Q Time:** t_{c2q} —Time from the clock edge until the correct value appears at Q



Andy Yu-Guang Chen

24

Max-Delay: Flip-Flops



Andy Yu-Guang Chen

25

Memory

◆ The Memory System

- You Can't Avoid It,
- You Can't Ignore It,
- You Can't Fake It

◆ The memory system is "the bottleneck."

Andy Yu-Guang Chen

26

13.1 Static RAM

- ◆ RAM: read/write vs ROM
- ◆ A static RAM cell can hold the stored data bit as long as the power is applied to the circuit.
- ◆ SRAM (vs DRAM)
 - Expensive, faster, less power.
 - High bandwidth or low power.
 - RAM, cache, registers, FPGAs, hard disk buffers, router buffers,
- ◆ Three states:
 - Hold: the value of bit is stored
 - Write: a logic 0 or 1 is fed into
 - Read: the value of stored bit is transmitted to outside




Andy Yu-Guang Chen

27

Memory

- ◆ All memory structures have an address bus and a data bus. For each address there is a corresponding data output



Andy Yu-Guang Chen

28

General SRAM cell




Figure 13.1 General SRAM cell

Andy Yu-Guang Chen

29

General SRAM cell




Figure 13.2 CMOS SRAM circuits

- Create resistors by undoped poly.
- Require additional polysilicon layer

Andy Yu-Guang Chen

30

SRAM Circuits

◆ Circuit level design issues :

- Choose the transistor aspect ratios so that the cell can hold a state while allowing it to be changed during a write operation without excessive delay.

◆ β_A / β_n is about 2 for the 6T cell. The reason is as follows.

- The worst case is $V_1=0$ and $V_2=1$
- $\beta_A > \beta_n \Rightarrow R_A < R_n$
- The access of FET is more effective in increasing V_1 to the level needed to switch the stored state.



Andy Yu-Guang Chen

31

SRAM Circuits




Figure 13.5 Writing to an SRAM



Andy Yu-Guang Chen

32

SRAM cell layout




Figure 13.6 Example of a basic SRAM cell layout

Andy Yu-Guang Chen

33

Multiple-port SRAM




Figure 13.7 A 2-port CMOS SRAM cell

Andy Yu-Guang Chen

34



Multiple-port SRAM



- ◆ Cells provide cell access to more than one pair of bit/bit-bar lines.
- ◆ At the system level, a method for tracking the contents of the memory and priority access scheme must be developed.
- ◆ Useful for video memory and register files.



Andy Yu-Guang Chen

35



13.2 SRAM arrays



- ◆ Static RAM arrays are created by replicating the basic storage cell and adding the necessary peripheral circuitry.
- ◆ Objective: highest storage density, short access times.



Andy Yu-Guang Chen

36

13.2 SRAM arrays

- ◆ A 128K \times 8 SRAM holds 128K 8 bit words of a total 1Mb of total storage; $m=17$




Figure 13.9 High-level view of an SRAM

Andy Yu-Guang Chen

37

Central SRAM Block Architecture




Figure 13.10 Central SRAM block architecture

Andy Yu-Guang Chen

38



Memory Architecture

- ◆ Word lines are in horizontal direction while bit and bit bar lines are vertically.
- ◆ The **address word** specifies a particular **row**
 → the access transistors (could be 8) are turned on → Permitting the read/write operation to take place
- ◆ The row decoder outputs are fed into row drivers
- ◆ Row drivers are needed because of large load.




Andy Yu-Guang Chen

39



Memory Architecture




Andy Yu-Guang Chen

40



Memory Architecture


- ◆ Example : A 16×1 SRAM holds 16 1-bit words of a total 16-bit storage; address = $A_3A_2A_1A_0$



41



Memory Architecture



Andy Yu-Guang Chen

42





Column Mux/DeMux network



- ◆ Each Mux/Demux block is connected to appropriate data line of each word.
- ◆ Bit 4 of each words are connected to the Bit 4 Mux.
- ◆ For a write operation, the DeMux mode is used to steered a data word into the right column.



Andy Yu-Guang Chen

43



Memory Architecture





Figure 13.11 Cell arrangement in a core region



Andy Yu-Guang Chen

44



Memory Architecture



Andy Yu-Guang Chen

45

Row and Column driver



Andy Yu-Guang Chen

46

Memory Architecture




Figure 13.17 Precharge and I/O circuits for a single column

Andy Yu-Guang Chen

47

Memory Architecture




Figure 13.18 Expanded view of column circuitry

Andy Yu-Guang Chen

48



Precharge and I/O circuits



- ◆ Dynamic circuits to provide faster read operations.
- ◆ $\Phi = 0$, precharge bit and bit_bar to high.
- ◆ $\Phi = 1$, evaluation takes place. The bit and bit-bar lines fed to a differential “sense” amplifier.




Andy Yu-Guang Chen

49



Differential Amplifier



Andy Yu-Guang Chen

50



Differential Amplifier



- ◆ The pFETs Mp1 and Mp2 are used as active load devices and act like non-linear pull-up resistors
- ◆ Mn1 and Mn2 that accept complementary inputs
- ◆ $I_{ss} = I_{d1} + I_{d2}$.
- ◆ When the voltage associated with d is large, I_{d1} increases. The total currents are limited by the current through the clock controlled nFET Mn.



Andy Yu-Guang Chen

51



Differential Amplifier



- ◆ The difference in currents is translated into a low or high output voltage. At the circuit level, the design problem revolves around selecting the aspect ratios of the transistors.



Andy Yu-Guang Chen

52




Q&A




Andy Yu-Guang Chen

53







Andy, Yu-Guang Chen
 Associate Professor, Department of EE, NCU
 Email: andyygchen@ee.ncu.edu.tw
 FB: Yu-Guang Chen
 IG: ncu.eda.andy
 Google account: andyygchen.ncu



Andy Yu-Guang Chen

54