

**CS3120 Introduction of Integrated Circuit Design**  
**Chapter 6 Exercise**

**[6.1]** A CMOS process produces gate oxides with a thickness of  $t_{ox} = 100$  Å. The FET carrier mobility values are given as  $\mu_n = 550$  cm<sup>2</sup>/V-sec and  $\mu_p = 210$  cm<sup>2</sup>/V-sec.

(a) Calculate the oxide capacitance per unit area in units of fF/μm<sup>2</sup>.

(b) Find the process transconductance values for nFETs and pFETs. Place your answer in units of μA/V<sup>2</sup>.

**[6.2]** An nFET with  $W = 10$  μm and  $L = 0.35$  μm is built in a process where  $k'_n = 110$  μA/V<sup>2</sup> and  $V_{Tn} = 0.70$  V. Assume  $V_{SBn} = 0$  V.

(a) Find the current if the voltages are set to  $V_{GSn} = 2$  V,  $V_{DSn} = 1.0$  V.

(b) Find the current if the voltages are set to  $V_{GSn} = 2$  V,  $V_{DSn} = 2$  V.

**[6.3]** An nFET has a device transconductance of  $\beta_n = 2.3$  mA/V<sup>2</sup> and a threshold voltage of 0.76 V. Assume  $V_{SBn} = 0$  V.

(a) Find the current if the voltages are set to  $V_{GSn} = 1$  V,  $V_{DSn} = 2.5$  V.

(b) Find the current if the voltages are set to  $V_{GSn} = 2$  V,  $V_{DSn} = 2.5$  V.

(c) Find the current if the voltages are set to  $V_{GSn} = 3$  V,  $V_{DSn} = 2.5$  V.

**[6.4]** Consider a pFET that has a gate oxide thickness of  $t_{ox} = 60$  Å. The hole mobility is measured to be 220 cm<sup>2</sup>/V-sec, and the aspect ratio is  $(W/L) = (12/1)$ . Assume that  $V_{DD} = 3.3$  V and  $|V_{Tp}| = 0.7$  V.

(a) Calculate the process transconductance  $k'_p$  in units of mA/V<sup>2</sup>.

(b) Find the device transconductance  $\beta_p$  and the resistance  $R_p$ .


**[6.5]** An nFET has a gate oxide with a thickness of  $t_{ox} = 120 \text{ \AA}$ . The bulk region is doped with boron at a density of  $N_a = 8 \times 10^{14} \text{ cm}^{-3}$ . The p-type  $N_a = 8 \times 10^{14} \text{ cm}^{-3}$  given that  $V_{T0n} = 0.55 \text{ V}$  and  $(W/L) = 10$ .

(a) Calculate the body bias coefficient  $\gamma$ .

(b) What is the device threshold voltage if a body bias voltage of  $V_{SBn} = 2 \text{ V}$  is applied?

(c) The electron mobility is  $\mu_n = 540 \text{ cm}^2/\text{V}\cdot\text{sec}$ . Calculate the drain current with bias voltages of  $V_{GSn} = 3 \text{ V}$ ,  $V_{DSn} = 3 \text{ V}$ , and  $V_{SBn} = 3 \text{ V}$  applied to the device.

**[6.6]** Construct the RC switch model for the FET layout in Figure P6.1. Assume a power supply voltage of  $3 \text{ V}$  and that the dimensions are in units of microns.



**Figure P6.1** Transistor layout geometry for Problem 6.6

**[6.7]** Write a SPICE description of the nFET in Figure P6.1. Use your list of parameters to obtain the family of  $I_D$  versus  $V_{DS}$  curves.

**[6.8]** Consider the FET geometry shown in Figure P6.1 where the sheet resistance of the n+ regions is  $30 \text{ } \Omega$ , and the poly gate has a sheet resistance of  $26 \text{ } \Omega$ . Compute the parasitic resistances  $R_{n+}$  and  $R_{poly}$  associated with these parameters by determining the appropriate geometry that applies for each. How would these parasitics affect the device operation?

**[6.9]** An nFET with  $W = 20 \mu\text{m}$  and  $L = 0.5 \mu\text{m}$  is built in a process where  $k'_n = 120 \mu\text{A}/\text{V}^2$  and  $V_{Tn} = 0.65 \text{ V}$ . The voltages are set to a value of  $V_{GS} = V_{DSn} = V_{DD} = 5 \text{ V}$ .

- Is the transistor saturated or non-saturated?
- Calculate the drain-source resistance using the proper equation for the transistor.
- Compare your value in (b) with that found using equation (6.71) with a value of  $\eta = 1$ .

**[6.10]** An nFET with  $L = 0.5 \mu\text{m}$  is built in a process where  $k'_n = 100 \mu\text{A}/\text{V}^2$  and  $V_{Tn} = 0.70 \text{ V}$ . The gate-source voltage is set to a value of  $V_{GS} = V_{DD} = 3.3 \text{ V}$ . Calculate the required channel width to obtain a resistance  $R_n = 950 \Omega$  using equation (6.71) with for a value of  $\eta = 1$ .