



# Key Idea



- ◆This chapter centers on MOSFET characteristics and initiates the "electronics" side of VLSI where electrical currents and voltages are the most important quantities
- ◆The emphasis, however, is not on studying electronics for its own sake, but to emphasize the link between physical design and logic networks



Andy Yu-Guang Chen

2




### 6.1 MOS Physics




- ◆MOSFETs conduct electrical current by using an applied voltage to move charge from the source side to the drain side of the device
- ◆It is important to determine the current versus voltage (I-V) relation


$$\triangleright I_{Dn} = I_{Dn}(V_{GSn}, V_{DSn})$$





Andy Yu-Guang Chen








### 6.1 MOS Physics



- lacktriangle Oxide electric field:  $E_{ox}$
- $lacklost F = Q_{partical}E$ : Force on a charge particle
  - $\triangleright Q_{partical}$ : the charge on the particle
  - $ightharpoonup F_h = +qE$ ;  $F_e = -qE$
- ◆ Positive charges are forced away from the surface while negative charges are attracted toward the surface





Andy Yu-Guang Chen

7



### 6.1 MOS Physics




- ◆ The nature of the surface charge depends upon the magnitude of the applied gate voltage
  - Bulk charge

#### 硼會抓電子

- Bulk charge is trapped by the silicon crystal lattice and cannot move
- $Q_B = -\sqrt{2q\varepsilon_{si}N_a\varphi_s} = -C_{ox}V_{ox}$

解離參值?

- $\varepsilon_{si}$ : silicon permittivity  $\approx 11.8\varepsilon_0$
- > Ionized dopant
- ➤ Depletion region





Andy Yu-Guang Chen



### 6.1 MOS Physics



- lacktriangle Threshold voltage  $V_{Tn}$ 
  - ➤ If we increase the gate voltage to a special value, we observe a change in the charge properties
  - $> V_G < V_{Tn}$ 
    - · Charge is immobile bulk charge
    - $Q_S = Q_B$

bulk charge不會動

- $>V_G>V_{Tn}$ 
  - Charge is made up two distinct components
  - $Q_e = -C_{ox}(V_G V_{Tn})$

更多自由電

- $Q_S = Q_B + Q_e < 0$
- 都是電子, Qe讓她動
- Electrons are mobile
- $> V_G = V_{Tn}$ 
  - Q<sub>e</sub> just start to form

Andy Yu-Guang Chen

(




## 6.1 MOS Physics



- igoplusWe must subtract the threshold voltage from  $V_g$  to obtain the effective voltage across the insulator after the electron layer has formed
- $igoplus Q_B$  does not increase for gate voltages  $V_{GS} > V_{Tn}$
- ightharpoonup Typically,  $0.5 \le V_{Tn} \le 0.8$




Andy Yu-Guang Chen



- ◆ Channel length *L* 
  - > Smallest feature size in the FET
- ◆ Channel width W
- lack Aspect ratio  $\frac{W}{L}$
- ◆ The values used for W and L in this chapter are the electrical or "effective" values

$$\triangleright L = L' - \Delta L$$


$$> W = W' - \Delta W$$





(a) Cutoff

Figure 6.10 Controlling the channel in an nFET



(b) Active bias

Andy Yu-Guang Chen

(a) Cutoff

Figure 6.11 Channel formation in an nFET

(b) Active


元件轉換參數



### 6.2 nFET Current-Voltage Equations



- ◆ Since switching speed is critical in modern chip design, it is worth complete the effort to dig deeper into the operation of MOSFETs to provide a picture of the VLSI design environment
- ◆ The sizing of transistors provides the link between the physical design of logic gate
- $igoplus I_{Dn} vs V_{GSn}(V_{DSn} \text{ fixed})$



- ◆ Square-law model
  - $I_{Dn} = \frac{\beta_n}{2} (V_{GSn} V_{Tn})^2$
- Device transconductance parameter (device conductance)

$$\triangleright \beta_n = k'_n \left(\frac{W}{L}\right)$$



 Process transconductance parameter (process conductance)

$$\triangleright k'_n = \mu_n C_{ox}$$

$$C_{ox} = \frac{\varepsilon_{ox}}{t_{ox}}$$

Andy Yu-Guang Chen

13



# 6.2 nFET Current-Voltage Equations



- $igoplus I_{Dn} \ vs \ V_{DSn} \ (V_{GSn} \text{fixed}, V_{GSn} > V_{Tn})$
- Small value of  $V_{DSn}$ : parabola

$$I_{Dn} = \frac{\beta_n}{2} \left[ 2(V_{GSn} - V_{Tn})V_{DSn} - V_{DSn}^2 \right]$$

◆ Saturation voltage

$$> V_{sat} = \frac{V_{DSn}|_{peak\ current}}{V_{peak\ current}} = \frac{V_{GSn} - V_{Tn}}{V_{Tn}}$$

- ♦ Large value of  $V_{DSn}: V_{DSn} \ge V_{sat}$ 
  - Saturation current
  - $\triangleright$  The largest  $I_{Dn}$  for a given  $V_{GSn}$

$$I_{Dn} = \frac{\beta_n}{2} (V_{GSn} - V_{Tn})^2$$

♦ Increase slightly for  $V_{DSn} \ge V_{sat}$ 

$$> I_{Dn} = \frac{\beta_n}{2} (V_{GSn} - V_{Tn})^2 [1 + \lambda (V_{DSn} - V_{sat})]$$

- $\geq \lambda$ : empirical quantity called channel-length modulation parameter ( $V^{-1}$ )
- Use in simulation but not in hand calculation



Andy Yu-Guang Chen



# 6.2 nFET Current-Voltage Equations



- MOSFET
  - Non-saturation region:  $V_{DSn} \leq V_{sat}$
  - $\triangleright$  Saturation region:  $V_{DSn} > V_{sat}$
- nFET family of curves
  - Saturation current:  $I_{Dn} = \frac{\beta_n}{2} (V_{sat})^2$






Figure 6.14 nFET family of curves



## Example 6.2




- Consider an n-channel MOSFET with the following characteristics  $t_{ox}$ =10nm,  $\mu_n$ = 520 cm<sup>2</sup>/V-sec,  $\frac{W}{L}$  = 8,  $V_{Tn}$  = 0.7V
- Find oxide capacitance (Cox)
- $\sim Cox = (\varepsilon_{ox}/t_{ox}) = 3.9*8.854*10^{-14}/(10*10^{-7}) = 3.45*10^{-7}F/cm^2$
- ♦ Find process transconductance  $(k'_n)$ >  $k'_n = \mu_n * C_{ox} = (520) * (3.45*10^{-7}) = 1.79*10^{-4} A/V^2$  (process conductor) >  $k'_n = 0.179 \text{ mA/V}^2$
- Find device transconductance  $(\beta'_n)$  $\beta'_n = k'_n(W/L) = 0.179*8 = 1.432 \, mA/V^2$  (device conductor)
- Drain Current
- $V_{sat} = V_{GSn} - V_{Tn} = 2 - 0.7 = 1.3 \text{ V}$   $V_{DS} = 2V > V_{sat} = 1.3V \Rightarrow \text{Saturation region}$ 

  - $I_{Dn} = \frac{\beta_n}{2} (V_{GSn} V_{Tn})^2 = \left(\frac{1.432}{2}\right) (2 0.7)^2 = 1.21 \text{ mA}$
- ♦ If  $V_{gs}$  = 2V and  $V_{DS}$  = 1.2V>  $V_{DS}$  = 1.2V <  $V_{sat}$  = 1.3V → Non-saturation region
  - $I_{Dn} = \frac{\beta_n}{2} \left[ 2(V_{GSn} V_{Tn})V_{DSn} V_{DSn}^2 \right] = (1.432/2)(2*1.3*1.2 (1.2)^2) = 1.21 mA$

Andy Yu-Guang Chen







- ◆In reality, the MOSFET is a four-terminal device with the substrate being the (B) bulk terminal of the device
- **\diamond** Body Bias effects occur when a voltage  $V_{SBn}$  exists between the source and bulk terminals of a nFET in Figure 6.15.






Figure 6.15 Bulk electrode and body-bias voltage



### 6.2.2 Body Effect



lacktriangle The body-bias  $V_{SBn}$  voltage increases the threshold

$$V_{Tn} = V_{T0n} + r \sqrt{2|\phi_F| + V_{SBn}} - \sqrt{2|\phi_F|}$$

- $V_{Tn} = V_{T0n} + r \sqrt{2|\phi_F| + V_{SBn}} \sqrt{2|\phi_F|}$   $r = \frac{\sqrt{2q\varepsilon_{Si}N_a}}{c_{ox}} : \text{body-bias coefficient } (V^{1/2})$ 
  - $q = 1.6 * 10^{-19} C$ ;  $N_a$ :acceptor doping in p-type substrate
- $> 2|\phi_F|$ : bulk Fermi potential term
- $igstar{V_{Tn}} = V_{T0n} \text{ when } V_{SBn} = 0$
- ◆Body effect can make 25% difference in threshold voltage

Andy Yu-Guang Chen



### 6.3 FET RC model



- ◆ The equations of current flow shows a non-linear I-V characteristics
  - > Difficult to analyze electrical circuits
- Analysis and Design
  - Analysis
    - Analyze a resulting new network
    - Use CAD tool or SPICE
  - Design
    - · Builds a new systems
    - Create a simplified linear model useful for estimating at the logic and system level
    - Ignore details
  - ➢ If we can work at least some of the important transistor characteristics into the model, then it can be used to provide a basis for the first design phase




Andy Yu-Guang Chen


19



### 6.3 FET RC model







- (a) nFET Symbol
- (b) Linear model for nFET

Figure 6.19 RC model of an nFET



Andy Yu-Guang Chen




### 6.3.1 Drain-Source FET Resistance



- igspace Assume  $V_{GS} > V_{Tn}$
- ◆ Drain-source resistance
  - $R_n = \frac{V_{DSn}}{I_{Dn}}$
  - $\triangleright I_{Dn}$  varies with  $V_{DSn}$
- ◆ Resistance equation

$$R_n = \frac{\eta}{\beta_n (V_{DD} - V_{Tn})}$$

Idn = B(Vgs - Vtn)



 $\geq 1 \leq \eta \leq 6$ , 1 for simplicity



Andy Yu-Guang Chen

21

(b) Linear model for nFET



### 6.3.1 Drain-Source FET Resistance



- ◆ Resistance equation
  - Point :
    - $I_{Dn} = \frac{\beta_n}{2} [2(V_{GSn} V_{Tn})V_{DSn}]$  by ignoring  $V_{DSn}^2$

• 
$$R_n = \frac{1}{\beta_n(V_{GSn} - V_{Tn})}$$

- Point b
  - $I_{Dn} = \frac{\beta_n}{2} [2(V_{GSn} V_{Tn})V_{DSn} V_{DSn}^2]$

• 
$$R_n = \frac{2}{\beta_n[2(V_{GSn}-V_{Tn})-V_{DSn}]}$$

- ➤ Point c
  - $I_{Dn} = \frac{\beta_n}{2} (V_{GSn} V_{Tn})^2$
  - $R_n = \frac{2V_{DSn}}{\beta_n (V_{GSn} V_{Tn})^2}$
- > In all cases
  - $R_n \propto \frac{1}{\beta_n}$
  - Device with a large  $eta_n$  conducts current than one with a small  $eta_n$

• 
$$\beta_n = k'_n \left(\frac{w}{L}\right)$$



Andy Yu-Guang Chen

22

Figure 6.20 Determining the nFET resistance





## Example 6.4


- ◆Consider an nFET
  - > Channel width W= 8  $\mu$ m, channel length L=0.5 $\mu$ m,  $k'_n = 180 \mu A/V^2$ ,  $V_{Tn} = 0.7 \text{V}$ ,  $V_{DD} = 3.3 V$ ,
- lacktriangle Find  $R_n$

$$R_n = \frac{1}{\beta_n (V_{DD} - V_{Tn})}$$

$$R_n = 1/\{(180*10^{-6})(\frac{8}{0.5})(3.3-0.7)\} = 133.5 \Omega$$

lacktriangle If we shrink Channel width to W= 5  $\mu$ m, find  $R_n$ 

$$R_n = 133.5*(8/5) = 213.6 \Omega$$





23





# 6.3.2 FET capacitance

- ◆ A MOSFET has several parasitic capacitances
- ◆The maximum switching speed of a CMOS circuit is determined by the capacitances



Andy Yu-Guang Chen




# 6.3.2 FET capacitance



#### ◆ Gate capacitance

- $\triangleright C_G = C_{ox}A_G$
- $> A_G = WL'$
- gate capacitance is proportional to the width of the channel





## 6.3.2 FET capacitance



- **♦**Gate capacitance
  - $\triangleright C_{GS}$ : gate-source capacitance
  - $\triangleright C_{GD}$ : gate-drain capacitance
  - ➤ Their value changes with the voltages due to the changing shape of the channel region
    - $C = C(V) \rightarrow \text{non-linear}$
  - > Estimation
    - $C_{GS} \approx \frac{1}{2} C_G \approx C_{GD}$






Figure 6.22 Gate-source and gate-drain capacitance



### 6.3.2 FET capacitance



- Junction (Depletion) Capacitance
  - > PN junction automatically exhibits capacitance due to the opposite polarity charged involved
  - CSB: source-bulk
  - ▶ C<sub>DB</sub>: drain-bulk

#### Two complications


- Capacitance also varies with the voltage
- Calculating the PN junction capacitance is the geometry of PN junction

#### Capacitance VS. Voltage

- $\begin{array}{ccc} \succ & C_0 = C_j A_{pn} \ \mathsf{F} \\ & & C_0 : \mathsf{zero-bias} \ \mathsf{capacitance} \end{array}$ 
  - C<sub>i</sub>: parameter (F/cm<sup>2</sup>)
  - A<sub>pn</sub>: area of the junction in units of cm<sup>2</sup>

$$C = \frac{c_0}{\left(1 + \frac{V_R}{\phi_0}\right)^{m_j}}$$

Linearly graded junction





Andy Yu-Guang Chen


27




# 6.3.2 FET capacitance



- Bottom and side contributions
  - ➢ Bottom
    - $A_{bot} = XW$
    - $C_{hot} = C_i X W$
  - > Sidewall
    - $A_{sw} = 2(W \times x_i) + 2(X \times x_i) = x_i P_{sw}$
    - $P_{SW} = 2 (W + X)$ : sidewall perimeter
    - $C_{sw} = C_{jsw}P_{sw}$  (F)
    - $C_{jsw} = C_j X_j$ : sidewall capacitance per unit perimeter
  - $\triangleright C_n = C_{bot} + C_{sw} = C_j A_{bot} + C_{jsw} P_{sw}$



Andy Yu-Guang Chen







### 6.3.3 Construction of the model



◆ The parasitic resistance and capacitance combined to construct the simple RC model of nFET

- ◆ Simple model provides a reasonable basis for design estimates
- ◆ Checked and fine-tuned using CAD tools







Andy Yu-Guang Chen



### 6.3.3 Construction of the model



- $\Phi C_{gd} = C_{gs} = 1/2 \text{ C}_G = 3.375 \ fF$






Figure 6.28 FET geometry for modeling example

Andy Yu-Guang Chen



