



CS3120
Introduction of Integrated Circuit Design




Chapter 1

An Overview of VLSI

Andy, Yu-Guang Chen
Associate Professor, Department of EE, National Central University
Adjunct Assistant Professor, Department of CS, National Tsing Hua University
andygchen@ee.ncu.edu.tw




2024/9/10 Andy Yu-Guang Chen 1





Course Objectives

- ◆ The objectives of this course
 - Understand the basics of digital VLSI chip design
 - Emphasis is on the details of **translating a system specification to a small piece of silicon**
- ◆ Some materials may not make sense until the later chapter
 - Encompasses several distinct areas of expertise




2024/9/10 Andy Yu-Guang Chen 2





Outline

- ◆ What is VLSI?
- ◆ From Semiconductor to VLSI
- ◆ VLSI Design Flow and Design Styles




Lecture01

Slide 3



Outline

- ◆ What is VLSI?
- ◆ From Semiconductor to VLSI
- ◆ VLSI Design Flow and Design Styles



Lecture01

Slide 4



What is VLSI ?

◆ VLSI: very large-scale integration

- The process of **integrating** or **embedding** hundreds of thousands of transistors on a **single silicon semiconductor microchip**
- Long time ago...
 - ✓ Small scale integration (SSI): 1-100 transistors could be fabricated on a single chip
 - ✓ Medium scale integration (MSI): 100-1000 number of transistors could be integrated on a single chip
 - ✓ Large scale integration (LSI): 1000-10000 transistors....
 - ✓ Very large scale integration (VLSI): 10000-1 Million transistors...
 - ✓ Ultra large scale integration (ULSI): 1 Million-10 Million transistors

◆ Integrated circuit

- The circuit in which all the **Passive** and **Active** components are fabricated onto a **single chip**

◆ Now, VLSI and IC are used interchangeable





2024/9/10

Andy Yu-Guang Chen

5



What Does an IC Do?



Green Technology

2024/9/10

Andy Yu-Guang Chen

6

What Does an IC Do?

Source: IoT Times

2024/9/10

Andy Yu-Guang Chen

窄板

How IC Looks Like?

Integrated Circuits


2024/9/10

Andy Yu-Guang Chen

8



How IC Looks Like?



2024/9/10

Andy Yu-Guang Chen

9




What is An Integrated Circuits (IC)



◆ Electronic Circuit

- An electronic circuit is composed of individual electronic components, such as resistors, transistors, capacitors, inductors and diodes, connected by conductive wires or traces through which electric current can flow
- The combination of components and wires allows various simple and complex operations to be performed



2024/9/10

Andy Yu-Guang Chen

10



What is An Integrated Circuits (IC)



◆ Integrated Circuits

- A set of electronic circuits on one small flat piece (or "chip") of semiconductor material that is normally silicon
- The integration of large numbers of tiny MOS transistors into a small chip results in circuits that are orders of magnitude **smaller**, **faster**, and **less expensive**




2024/9/10

Andy Yu-Guang Chen

11



What is An Integrated Circuits (IC)



2024/9/10

Andy Yu-Guang Chen

12

Outline

- ◆ What is VLSI?
- ◆ From Semiconductor to VLSI
- ◆ VLSI Design Flow and Design Styles




Lecture01

Slide 13

Semiconductor and IC

◆ Semiconductor



2024/9/10

Andy Yu-Guang Chen

14



Semiconductor and IC

◆ Recall from your high school...

1	H																	2	He					
2	Li	Be																	B	C	N	O	F	Ne
3	Na	Mg																	Al	Si	P	S	Cl	Ar
4	K	Ca	Sc	Ti	V	Cr	Mn	Fe	Co	Ni	Cu	Zn	Ga	Ge	As	Se	Br	Kr						
5	Rb	Sr	Y	Zr	Nb	Mo	Tc	Ru	Rh	Pd	Ag	Cd	In	Sn	Sb	Te	I	Xe						
6	Cs	Ba	L	Hf	Ta	W	Re	Os	Ir	Pt	Au	Hg	Tl	Pb	Bi	Po	At	Rn						
7	Fr	Ra	A																					
	L	La	Ce	Pr	Nd	Pm	Sm	Eu	Gd	Tb	Dy	Ho	Er	Tm	Yb	Lu								
	A	Ac	Th	Pa	U	Np	Pu	Am	Cm	Bk	Cf	Es	Fm	Md	No	Lr								

2024/9/10

Andy Yu-Guang Chen


15




Semiconductor and IC

◆ A silicon atom has 14 electrons around the nucleus

- There are 4 valence electrons on the outermost orbital



Si: Atomic number 14



2024/9/10

Andy Yu-Guang Chen

16







Semiconductor and IC



- ◆ When this is made into a single crystal, it can be used as a material for semiconductor products.



https://www.shindengen.com/products/semi/column/basic/semi/semi_basic.html
2024/9/10

Andy Yu-Guang Chen


17



Semiconductor and IC



- ◆ Semiconductor behaves as an insulator at absolute zero temperature
- ◆ With an increase of temperature, the conductivity of semiconductor increases and resistivity decreases



2024/9/10

Andy Yu-Guang Chen

18



Semiconductor and IC



- ◆ Doping silicon with other impurities changes it so it is conductive
- ◆ The semiconductor is categorized as a p-type or n-type depending on the type of impurities that are doped
- ◆ Junctions based on the p-types and n-types are integrated into one chip in order to use it as an electronic component



2024/9/10

Andy Yu-Guang Chen


19



Semiconductor and IC




- ◆ Group V: extra electron (n-type)




2024/9/10

Andy Yu-Guang Chen

20





Semiconductor and IC



◆Group III: missing electron, called hole (p-type)

p-type semiconductor







2024/9/10


Andy Yu-Guang Chen


21



Evolution of Integrated Circuits







Polysilicon


SiC


2024/9/10

Andy Yu-Guang Chen


22


肖克利 Shockley






Evolution of Integrated Circuits






First transistor (Bell Labs, 1948)
Source: J. Rabaey, 2004


On September 12th, 1958, Kilby demonstrated the first working IC and applied for a patent on February 6th, 1959.



Kilby Phase Shift Oscillator Circuit (1958)
Photo: Christie's Auction House




ECL 3-input Gate (bipolar logic), Motorola 1966




2024/9/10

Andy Yu-Guang Chen


23



Evolution of Integrated Circuits




Intel 4004 Microprocessor




1000 transistors, 1 MHz operation, 1971


Intel Pentium (IV) microprocessor



Intel Itanium microprocessor (2006, JSSC)



1MB L21
27.72 mm
21.5 mm
Dual Cores
Soft Error Detection and Correction
2 x 12MB L3 Caches with Pellicon
2-Way Multi-Threading
1.72 Billion Transistors
100W Power consumption
Foxton Power Controller




Source: J. Rabaey, 2004


2024/9/10

Andy Yu-Guang Chen



24



"Moore's" Law: Driving Technology Advances




◆ In 1965, Gordon Moore noted that the number of transistors on a chip doubled every 18 to 24 months. He made a prediction that semiconductor technology will double its effectiveness every 18 months [Electronics, April 19, 1965]




2024/9/10

Andy Yu-Guang Chen

25



"Moore's" Law: Driving Technology Advances



Moore's Law: The number of transistors on microchips doubles every two years

Moore's law describes the empirical regularity that the number of transistors on integrated circuits doubles approximately every two years. This advancement is important for other aspects of technological progress in computing – such as processing speed or the price of computers.

Transistor count

50,000,000,000

10,000,000,000

5,000,000,000

1,000,000,000

500,000,000

100,000,000

50,000,000

10,000,000

5,000,000

1,000,000

500,000


100,000

50,000

10,000

5,000

1,000





Year in which the microchip was first introduced

Data source: Wikipedia (wikipedia.org/wiki/Transistor_count)


OurWorldInData.org – Research and data to make progress against the world's largest problems.


Licensed under CC-BY by the authors Hannah Ritchie and Max Roser.





Moore's Law







2024/9/10


Andy Yu-Guang Chen

27



Moore's Law





Lecture01

Slide 28



Moore's Law



Lecture01

Slide 29



Why Scaling?




- ◆ Technology shrinks by 0.7/generation
- ◆ With every generation can integrate 2x more functions per chip; chip cost does not increase significantly
- ◆ Cost of a function decreases by 2x
- ◆ But ...
 - How to design chips with more and more functions?
 - Design engineering population does not double every two years...
- ◆ Hence, a need for more efficient design methods
 - Exploit different levels of abstraction




2024/9/10


Andy Yu-Guang Chen


30



Design Abstraction








Source: J. Rabaey, 2004


2024/9/10


Andy Yu-Guang Chen


31



System to Silicon










[Source: MITRE]


32

2024/9/10







What Does an IC Look Like Today?




Apple A11 Bionic Processor



Apple A13 Bionic Processor





1. TSMC 10nm FinFET process
2. Die area=87.66mm²
3. 4.3 billion transistors
4. Max. freq. of CPU = 2.39 GHz consuming 120W
5. 8MB L2 cache

2024/9/10

[Source: Wiki]

Andy Yu-Guang Chen

35



What Does an IC Look Like Today?









2024/9/10


Apple M1 Ultra

Andy Yu-Guang Chen

36



Teardown of Apple iPhone 11 Pro Max







2024/9/10

Andy Yu-Guang Chen


	Apple iPhone 11 Pro Max
Applications Processor	\$64.00
Baseband Processor	\$25.50
Battery	\$10.50
Camera / Image	\$73.50
Connectivity	\$10.50
Display / Touchscreen	\$66.50
Memory: Non-Volatile**	\$58.00
Memory: Volatile	\$11.50
Mixed Signal	\$1.50
Non-Electronics	\$61.00
Other	\$21.00
Power Management / Audio	\$10.50
RF Component	\$30.00
Sensor	\$1.50
Substrates	\$16.50
Supporting Materials	\$7.50
Final Assembly & Test	\$21.00
Total	\$490.50
	37



What is This Course all About?




- ◆ Scopes of very large-scale integration (VLSI) design
 - Digital circuits
 - Analog circuits
 - Mixed-signal circuits
 - Memory circuits
- ◆ This course will cover the following contents
 - CMOS devices and manufacturing technology; CMOS inverters and gates; propagation delay; noise margins; CMOS power dissipation; reliability, sequential circuits
- ◆ What will you learn?
 - Understanding, designing, and optimizing digital circuits with respect to different quality metrics: area, speed, and power dissipation



2024/9/10


Andy Yu-Guang Chen


38



Outline


- ◆ What is VLSI?
- ◆ From Semiconductor to VLSI
- ◆ VLSI Design Flow and Design Styles







Lecture01

Slide 39




Traditional VLSI Design Flow






The flowchart illustrates the traditional VLSI design process, starting with **System Specification** (規格) and moving through **Function/architecture Design** (做法達到目的), **Logic Synthesis** (邏輯合成), and **Circuit Design**. It includes feedback loops for functional simulation, logic simulation (電路行為描述), and circuit analysis. The final step is extraction & verification. The flowchart also shows behavioral representation (a+b, Z = a + bc + de) and structural representation (幾個and, or) for logic synthesis.



2024/9/10

Andy Yu-Guang Chen

40



Traditional VLSI Design Flow

- ◆ Spec
 - Specifies what the chip should do, how fast and always **incomplete**, a set of requirements.
 - Function, speed, size, ..etc
- ◆ Abstract high-level model
 - Much more precise. Spec is in **English** while behavior is generally modeled as some executable program such as C or C++.
 - The system's behavior is fully specified. Inputs and outputs values on **every clock cycle**. (HDL)

2024/9/10 Andy Yu-Guang Chen 42



Traditional VLSI Design Flow



◆ Logic synthesis

- The system is designed in terms of logic gates, latches, and flip flops. **Delay** cannot make extremely accurate delay
- Characteristics of the silicon circuits become important.
- HDL → Logic gates by CAD tool

◆ Circuit design

- Transistors are used as switches and Boolean variables are treated as varying voltage signals



2024/9/10

Andy Yu-Guang Chen

43




Traditional VLSI Design Flow



◆ Physical Design (Layout)

- The final design for fabrication or Layout is the **lowest level** of design abstraction
- Transistors are defined as **3-dimensional** structures
- Placed and wired using another set of CAD tools
- The configuration of **rectangles** in layout determines the circuit topology and the **characteristics** of **components**
- Geometrical patterns on the surface of silicon



2024/9/10

Andy Yu-Guang Chen

44



Traditional VLSI Design Cycles



1. System specification
2. Functional design
3. Logic synthesis
4. Circuit design
5. Physical design
6. Fabrication
7. Packaging

Micron technology => 1um, 2um, 3um, etc
 Sub-micron technology => 0.8um, 0.6um, 0.35um 0.25um etc
 Deep sub-micro technology => 0.18um, 0.13um
 Nanotechnology => 90nm, 65nm, 45nm etc
 Nowadays => 2nm, 3nm, 5nm, etc

- ◆ Other tasks involved: verification, testing, etc.
- ◆ Design metrics: area, speed, power dissipation, noise, design time, testability, etc.
- ◆ Design revolution: interconnect (not gate) delay dominates circuit performance in **deep submicron** era.
 - Interconnects are determined in physical design.
 - Shall consider interconnections in early design stages.



2024/9/10

Andy Yu-Guang Chen

45



Design Steps



- ◆ Specification: function, cost, etc
- ◆ Architecture: large blocks
- ◆ Logic: gates + registers
- ◆ Circuits: transistor sizes for speed, power
- ◆ Layout: determines parasites



2024/9/10

Andy Yu-Guang Chen

46



Design Styles

- ◆ Full Custom Design Style 去家具行量身訂做
 - Design every component from scratch
- ◆ Standard Cell Design Style 去家具行買家具
 - Selects pre-designed cells (of same height)
- ◆ Application specific integrated circuits (ASICs) 針對特定功能所做的design
 - ASICs are very popular for prototyping or low –volume production.
 - Using an extensive suite of CAD tools
- ◆ Field Programmable Gate Arrays (FPGA) 先做硬體，再做功能
 - Logic and interconnects are both prefabricated
 - Program the logic functions and interconnects




Lecture01

Slide 47



Full Custom Design Style / ASIC




1. IC框框
2. I/O pad
3. 連接 I/O pad





Lecture01

Slide 48



Standard Cell Design Style






VDD Metal 1 Cell Metal 2 Feedthrough GND

Cell A Cell B


Cell C Cell D Feedthrough cell

防火巷





Lecture01

Slide 49




FPGA Design Style






VDD GND




Lecture01

Slide 50




Comparisons of Design Styles




	Style			
	full-custom	standard cell	FPGA	
cell size	variable	fixed height *	fixed	
cell type	variable	variable	programmable	
cell placement	variable	in row	fixed	
interconnections	variable	variable	programmable	
design cost	high	medium	low	

* uneven height cells may be used




Lecture01


Slide 51



Comparisons of Design Styles



	style			
	full-custom	standard cell	FPGA	
Area	compact	compact to moderate	large	
Performance	high	high to moderate	low	
Fabrication layers	all	all	none	



Lecture01

Slide 52

Design Process

◆ Top Down

- Standard-cell based design
- Easy but not provide full flexibility

◆ Bottom Up


- Full-custom based design
- Acceptable for small projects but impractical
- Study works well for learning the basics
- The first half of the book starts simple and evolve into higher levels of complexity







2024/9/10


Andy Yu-Guang Chen

53












One Bit Full Adder




一位元全加器






Lecture01

Slide 59





IC Fabrication

底料。

加工。

切割。

封裝。

Web Site: <http://www.river.com.tw>


喔！從學得話這如果
！事園是自，樣你育
！工區是在，會想的
！作科中好覺的

不錯吧！
阿阿！
阿阿！

Introduction

62

The comic strip 'IC Fabrication' uses a pizza-making analogy for IC production. It shows three stages: '底料' (Base) with a plain pizza, '加工' (Processing) with toppings, and '切割' (Cutting) with a sliced pizza. The '封裝' (Packaging) stage shows an IC chip and a pizza box, both labeled 'River Comic Studio'. A character in a lab coat is shown packaging the pizza, with dialogue bubbles comparing the process to learning in a high school science class. The comic is credited to 'living.sina.com.tw【生活報】 ©2000 BY RIVER COMIC STUDIO'.



A Simple Example

◆ Functionality

- One-bit binary full-adder

◆ Technology

- 1 μm n-well CMOS technology


◆ Speed

- Input to output delay < 5 ns

◆ Area

- < 3000 μm^2


◆ Power Dissipation



Boolean Description

$$\begin{aligned}\text{Sum} &= A \oplus B \oplus C \\ &= ABC + \overline{ABC} + \overline{ABC} + \overline{ABC} \\ \text{Carry_out} &= AB + BC + CA \\ &\quad (\text{majority function})\end{aligned}$$

Logic Design



# of '1's In A, B, C	Carry_out	Sum
0	0	0
1	0	1
2	1	0
3	1	1


$(A+B+C) x \Rightarrow$ exactly one of A, B, C is '1'

Logic minimization trick:

The *carry_out* signal is used to realize the function of signal *sum* in order to reduce the overall circuit size.

Today's logic **synthesis tools** (such as **Design Compiler**) incorporating some advanced algorithms, is able to perform automatic logic minimization.

Initial Layout



◆ Post-layout SPICE simulation

➤ includes the "parasitic resistance & capacitance"



Design Actions



- ◆ **Synthesis:** increasing **information** about the design by providing **more detail** (e.g., logic synthesis, physical synthesis).
- ◆ **Analysis:** collecting information on the **quality** of the design (e.g., timing analysis).
- ◆ **Verification:** **checking whether a synthesis** step has left the specification intact (e.g., layout verification).
- ◆ **Testing:** checking whether a fabricated chip has left all functions intact



2024/9/10

Andy Yu-Guang Chen

67



Design Actions



- ◆ **Optimization:** **increasing the quality** of the design by rearrangements in a given description (e.g., logic optimizer, timing optimizer).
- ◆ **Design Management:** storage of design data, cooperation between tools, design flow, etc. (e.g., database).



2024/9/10

Andy Yu-Guang Chen

68



Design Issues and Tools



- ◆ System-level design
 - Partitioning into hardware and software, **co-design**, co-simulation, etc.
 - **Cost estimation**, design-space exploration high level
- ◆ Algorithmic-level design 所有可能實現的方法，找到一個cost function的搜尋
 - Behavioral descriptions (e.g. in Verilog, VHDL)
 - High-level simulation
- ◆ From algorithms to hardware modules
 - High-level (or architectural) synthesis
- ◆ Logic design:
 - Schematic entry
 - Register-transfer level and logic synthesis
 - Gate-level simulation (functionality, power, etc)
 - Timing analysis
 - Formal verification



Introduction

69



Design Issues and Tools





- ◆ Transistor-level design
 - Switch-level simulation
 - Circuit simulation
- ◆ Physical (layout) design:
 - Partitioning 切小塊
 - Floorplanning and Placement
 - Routing 空間分配
 - Compaction 連接線
 - Layout editing 看能不能壓縮
 - Design-rule checking 檢查規則
 - Layout extraction
- ◆ Design management
 - Data bases, frameworks, etc.
- ◆ **Silicon compilation**: *from algorithm to mask patterns*
 - The *idea* is approached more and more, but still far away from a single *push-button* operation




Introduction

70



Summary

- ◆ VLSI design flow
 - Spec.->Function->Logic->Circuit(transistor)->Layout
- ◆ VLSI design style
 - Full Custom, Cell-based, FPGA
- ◆ Design consideration
 - PPA
- ◆ Design issues and related tools



2024/9/10 Andy Yu-Guang Chen 71



Q&A



Lecture01 Slide 72





Andy, Yu-Guang Chen
Associate Professor, Department of EE, NCU
Email: andyygchen@ee.ncu.edu.tw
FB: Yu-Guang Chen
IG: ncu.eda.andy
Google account: andyygchen.ncu



2024/9/10

Andy Yu-Guang Chen

73