




#### **CMOS VLSI Latch**



◆Operation of a bi-stable circuit





Andy Yu-Guang Chen

11



#### **CMOS VLSI Latch**



- ◆ To create a D-latch, we must provide an entry node for the input bit
  - Receiver circuit: value of D is held by the bi-stable circuit formed by the inverter pair
  - ➤ Inverter 1 can use relatively large FETs, but Inverter 2 is purposely made weaker by using small transistors
  - ➤ Adding a transmission gate at the input gives us the ability to control the loading






Figure 11.35 Adding an input node to the bistable circuit

Andy Yu-Guang Chen


#### **CMOS VLSI Latch**




- These circuits are relatively slow
  - ➤ The bi-stable circuit tries to hold onto the stored values and resists changes
  - ➤ If we force a change of the stored voltage, the feedback that exists from the output back to the input fights the transition

#### **♦**Solution

Add another switch that breaks the feedback loop





(a) CMOS TG version

(b) nFET pass gates

Figure 11.36 D-latch using oppositely phased switches


Andy Yu-Guang Chen

13

#### **CMOS VLSI Latch**



◆Operation of the D-latch



C = 0  $D \stackrel{\text{J-T}}{\text{open}} \stackrel{\text{Q}}{\text{open}}$  C = 0 Q C = 0 Q C = 1

(a) Load with C = 1

(b) Hold with C = 0

Figure 11.37 Operation of the D-latch

Andy Yu-Guang Chen



#### Ring Oscillator



◆ A **ring oscillator** is a device composed of an odd number of NOT gates in a ring. Simple 3-inverter ring oscillator whose output frequency is 1/(6×inverter delay).

- **◆**Applications:
  - ➤ Jitter of ring oscillators is commonly used in hardware random number generators
  - Ring oscillators can also be used to measure the effects of voltage and temperature on a chip
  - Measure the effects of manufacturing process variations



Andy Yu-Guang Chen

11




## D Flip-Flop





- ◆ A flip-flop differs from a latch in that it is nontransparent
- ◆The basic DFF design is a master-slave configuration
- ◆The master-slave circuit acts as a positive edge-triggered device since the value of D during the positive clock edge defines the value of the bit





Andy Yu-Guang Chen




























#### 13.1 Static RAM



- ◆ RAM: read/write vs ROM
- ◆ A static RAM cell can hold the stored data bit as long as the power is applied to the circuit.
- ◆ SRAM (vs DRAM)
  - Expensive, faster, less power.
  - > High bandwidth or low power.
  - > RAM, cache, registers, FPGAs, hard disk buffers, router buffers,
- ◆ Three states:
  - > Hold: the value of bit is stored
  - > Write: a logic 0 or 1 is fed into
  - Read: the value of stored bit is transmitted to outside



Andy Yu-Guang Chen


27



#### Memory





◆All memory structures have an address bus and a data bus. For each address there is a corresponding data output





Andy Yu-Guang Chen







#### **SRAM Circuits**




- ◆Circuit level design issues :
  - ➤ Choose the transistor aspect rations so that the cell can hold a state while allowing it to be changed during a write operation without excessive delay.
- $\Phi_A/\beta_n$  = is about 2 for the 6T cell. The reason is as follows.
  - The worst case is  $V_1=0$  and  $V_2=1$
  - $\geqslant \beta_A > \beta_n => R_A < R_n$
  - ➤ The access of FET is more effective in increasing V<sub>1</sub> to the level needed to switch the stored state.




Andy Yu-Guang Chen


31

32



Andy Yu-Guang Chen







## Multiple-port SRAM



- ◆Cells provide cell access to more than one pair of bit/bit-bar lines.
- ◆At the system level, a method for tracking the contents of the memory and priority access scheme must be developed.
- ◆Useful for video memory and register files.



Andy Yu-Guang Chen

35




#### 13.2 SRAM arrays




- ◆ Static RAM arrays are created by replicating the basic storage cell and adding the necessary peripheral circuitry.
- ◆Objective: highest storage density, short access times.



Andy Yu-Guang Chen












# **Memory Architecture**

- Word lines are in horizontal direction while bit and bit bar lines are vertically.
- ◆The address word specifies a particular row
  → the access transistors (could be 8) are turned on → Permitting the read/write operation to take place
- ◆The row decoder outputs are fed into row drivers
- ◆ Row drivers are needed because of large load.

Andy Yu-Guang Chen










# Column Mux/DeMux network





- ◆ Each Mux/Demux block is connected to appropriate data line of each word.
- ◆ Bit 4 of each words are connected to the Bit 4 Mux.
- ◆ For a write operation, the DeMux mode is used to steered a data word into the right column.





Andy Yu-Guang Chen














# Precharge and I/O circuits



- Dynamic circuits to provide faster read operations.
- ◆Phi =0, precharge bit and bit bar to high.
- ◆ Phi=1, evaluation takes place. The bit and bitbar lines fed to a differential "sense" amplifier.



Andy Yu-Guang Chen





## **Differential Amplifier**



- ◆The pFETs Mp1 and Mp2 are used as active load devices and act like non-linear pull-up resistors
- ♦ Mn1 and Mn2 that accept complementary inputs
- ♦ Iss= Id1+Id2.
- ◆When the voltage associated with d is large, Id1 increases. The total currents are limited by the current through the clock controlled nFET Mn.



Andy Yu-Guang Chen

51



## **Differential Amplifier**



◆The difference in currents is translated into a low or high output voltage. At the circuit level, the design problem revolves around selecting the aspect ratios of the transistors.



Andy Yu-Guang Chen



