



1. POWER / REGULATORS




DGMR (DGN HYSSOP) value: DBRR footprint assigned.
Custom (TP57A9010DGR) not tagged: verify inventory.
Symbol EP9 vs footprint pads 9-13 (centre 13): review.
91.2k / 10k: 11.99k V nominal.




DGMR (DGN HYSSOP) value: DBRR footprint assigned.
Custom (TP57A9010DGR) not tagged: verify inventory.
Symbol EP9 vs footprint pads 9-13 (centre 13): review.
31.2k / 10k: 5.00V V nominal.

FILTERED ANALOGUE RAIL




RL3 needs OPA1656 packages only.
22uF + 100uF at filter: retain package bypass.
UCC27501A devices stay on +12V_GD.



2. SHARED VREF



3. SHARED 400 kHz OSCILLATOR









Non-inverting Schmitt = inverting integrator
40.9k / 10k: 4.09k + 1uF: common 40.17 kHz
Triangle approx. 1.999 to 3.001 V. Measure / tune.




U8B spare: stable LOW after VREF settles.

IC SUPPLY PINS / LOCAL BYPASS




4. LEFT INPUT / PWM / DEAD TIME



DEAD TIME TUNE: 330k / 100pF: diode K at source. A at RC node.
Delayed rise, rapid fall. Final dead time requires gate measurement.

5. RIGHT INPUT / PWM / DEAD TIME



DEAD TIME TUNE: 330k / 100pF: diode K at source. A at RC node.
Delayed rise, rapid fall. Final dead time requires gate measurement.

Input attenuation = 10k / (51k + 10k) = 0.16390k: 2 Vrms -> 0.32787 Vrms / 0.463677 Vpk.
One board-wide GND. BTL speaker terminals remain floating. OPA1656 supply: filtered +12V_A.

