

BENCH TESTER — USB BUS POWERED
J5: 1 MCLK, 2 BCLK, 3 DATA, 4 LRCK, 5/6 GND
I2S: 3.3V logic; 16 bit; 32 / 44.1 / 48 kHz
Keep I2S leads short. Power the DAC separately.
RV1: WH148 B10k (linear)
Drawing: 1/4 CCW, 2/5 wiper, 3/6 CW.
Measured: R(1–2) increases clockwise.
Check second gang and CCW end stop.
Alps footprint fit is UNVERIFIED.
J4: 1 RIGHT, 2 GND, 3 LEFT.
J5
I2S OUT
I2S_LRCK
I2S_DATA
I2S_BCK
I2S_SCK
GND
C22
10uF
C21
10uF
J4
LINE OUT
RV1
10k LINEAR (B)
C15
22nF
C17
22nF
R2
16R
R3
16R
VCCR_3V3
VCCL_3V3
C14
1uF
C1
10uF
C13
1uF
VDD_3V3
IC1
PCM2706C
VCOM
AGNDR
VCCR
V_OUTR
VOUT_LL
VCCL
AGNDL
ZGND+
PGND
VCCP
HOST
FUNC3
FUNC0
HID0/MS
HID1/MC
HID2/MD
VBUS
D+
D–
VDD
DGND
FUNC1
FUNC2
DOUT
FSEL
TEST
SSPND
XTI
XTO
CK
DT
PSEL
R4
1K5
IC2
USBLC6
I/O1_1
GND
I/O2_1
I/O1_2
VBUS
I/O2_2
J3
USB–B CONNECTOR
D–
D+
VBUS
GND
Shield
SHIELD
VCCP_3V3
C11
1uF
I2S_LRCK
22R
R13
R11
R10
R15
R14
R12
I2S_BCK
I2S_SCK
I2S_DATA
C16
1uF
C12
1uF
FB1
FB
R16
1M
Y1
12MHz
C4
18pF
C3
18pF
J1
MODE
R17
100k
Internal supply outputs: keep VCCP / VCCL / VCCR / VDD separate.
Do not use these rails to power the DAC under test.
Unused HID inputs have internal pulldowns; HOST LOW = 100mA.
DIN (FUNC3) LOW: internal DAC receives zeros in I2S mode.
C21 / C22: 10u nonpolar; verify supplied type and rating.
RV1: first gang direction confirmed; check second gang / footprint.
MODE: SPDT ON–ON, break–before–make
J1 pin 2 = switch common (FSEL)
2–1: I2S OUT (LOW); 2–3: ANALOG OUT (HIGH)
R17 defaults to ANALOG when switch is open.
Stop playback / mute amplifier before switching.
Sheet: /
File: PCM2706Bench.kicad_sch
Title:
Size: A4
Date:
Rev:
KiCad E.D.A. 10.0.5
Id: 1/1