






HALF BRIDGE A




Driver bypass: at VDD/VSS

Local 24 V power loop ceramics




HS / VSS: Kelvin returns to respective MOSFET sources.
Gate loops short. EN defaults disabled; HI/LI await dead-time logic.
DNP diode cathode faces driver: optional faster turn-off path.

DIFFERENTIAL OUTPUT / 8 OHM SPEAKER




Speaker floats: neither terminal connects to PGND.
L6: 10uH per winding; verified pins 1-2 and 4-3.

POWER ENTRY



HALF BRIDGE B



Driver bypass: at VDD/VSS

Local 24 V power loop ceramics

