

3.3V LDO




POWER SENSE






PCM2706



DAC 3V3 LDO




ES9033Q DAC


Place at pins: C22,C23 -> pin 1 AVDD; C24 -> pin 4 VCCA; C25 -> pin 9 AVCC_3V3; C26,C27 -> pin 17 AVCC_CP

J4: 1=LEFT 2=GND 3=RIGHT (ch1=L, ch2=R)
NT1 sits at J4 pin 2 = star point:
route GND_SNS as its own trace from U2 pin 7.
C33/C34 GND also at the star point.

CONTROL



LINE OUT



J5 pin 2 is the 3.3V DAC rail:
programmer must NOT drive 5V

U2 straps: MODE=GND -> I2C, ADDR1/ADDR0=GND -> 0x90 (0x98 sync)
RT1 must be tied to DGND

U3 holds DAC_EN low until the PCM2706 3V3 rail is up and MCLK is stable,
then CHIP_EN high, wait 100 ms, clock setup at 0x98, then config at 0x90.
PA6 senses the PCM2706 rail (3V3) via R25. PA3 spare.

C29 returns to pin 13 AGND_CP
C28 tight across pins 15/16

Sheet: /		
File: 2706ES9033.kicad_sch		
Title:		
Size: A3	Date:	**Rev:**
KiCad E.D.A. 10.0.5		Id: 1/1