


	100000					
				- mel		
	NOR - gate	9		- manua		
-				e dia		
	A		1	a padal		
			1	- Mall		
	B.		C = A+	0		
			C- AT	5		
				1		
130	logic table :-					
		102-V TOL	4 . 9844 3			
	logic	logic expression - A+B				
		The state of the s				
		In	put	output	-	
		4	В			
		1 - 7 - 1	TOHE - GL	D PO 64	-	
		0	0	3 1	-	
		0	© 1	0	-	
		1	0	0	-	
-			1	0		
		A. a. a. a.		Name and Address of the Owner o	-	
-	1					
	simulation result:- 1) Both in-puts High output low					
	2) one input-1000					
	another inputation					
	output - 1000					
	100					
1						



simulation result -

- 1) Both inputs High output 1000
- another input High

 output High
 - anothe input High

 anothe input 1000


 output High
- a) Both inputs 1000
 output 1000


consept used -

- than binary logic like low and high at of a how to deal with binary logic with the variables to get a logical meaning out of them.
- aifferent Ic gates for different gate.
- s) with this ballast resistor is used with LED for checking Ic working or not.


	The state of the s
*	learning / observation
	AND TOSSION CONTRACT TO
	N using their logical expression and logic No using their logical expression and logic truth table we design circuit diagram on
	truth table we design
	software thinker-cad. 2) According to their validation when we give 2) According to their validation to their logic
	e) According to their variation to their last
	e) According to their our coording to their logic input output is showing. according to their logic
	+0010.
	-Al - lugar untang
*	precoutions -
	1) when we disigning a circuit out connection
	should be connected accuratly without any sorted
	connection.
	2) input pin should be connected to their Ic
	desining structure.
49/410	man and house house and a ser is
1 0	3) grounded pins must be grounded.
13/11/1	the first would show that the state of the
	we minimum leaded to top or
	* * *
	Thank you.
	alar based at the
	a base it and the table


Simulation result of NOR gate





Simulation result of NOT gate





Simulation result of X-OR gate

