

Lab mst worksheet.
Digital electronics

Page No.	
Date	25 03 21

Name - smita shinde
Branch - CSE-JOT
UID - 20BCS4643
Subject - Digital electronics
Date - 25-03-21

* Aim -

Validation of truth tables of logic gates
(NOR, NOT, X-OR)

Validate truth table for:-

NOR gate \rightarrow HD74LS02
NOT gate \rightarrow HD74LS04
X-OR gate \rightarrow HD74LS86

* Requirements:-


software \rightarrow thinker-cad

Hardware \rightarrow

- 1) IC 7402, 7404, 7486
- 2) Breadboard, power supply
resistor, LED, connecting wires.

* circuit diagrams:-

NOR - gate



logic table :-

logic expression - $\overline{A+B}$

Input		Output
A	B	C
0	0	1
0	1	0
1	0	0
1	1	0

simulation result :-

1) Both inputs \rightarrow High
output \rightarrow low


2) one input \rightarrow low
another input \rightarrow high
output \rightarrow low

simulation result :-

1) input \rightarrow High
output \rightarrow Low

2) Input \rightarrow Low
output \rightarrow High.

X-OR gate :-



logical table :-

logical expression = $A \oplus B$
 $\bar{A} \cdot B + A \cdot \bar{B}$

input		output
A	B	C
0	0	0
0	1	1
1	0	1
1	1	0

simulation result -

1) Both inputs \rightarrow High
output \rightarrow low

2) one input \rightarrow low
another input \rightarrow High
output \rightarrow High

3) one input \rightarrow High
another input \rightarrow low
output \rightarrow High

4) Both inputs \rightarrow low
output \rightarrow low

concept used \rightarrow

1) The concept used here are none other than binary logic like low and high at 0 & 1 how to deal with binary logic with the variables to get a logical meaning out of them.

2) In this experiment we are using different IC gates for different gate.

3) with this ballast resistor is used with LED for checking IC working or not.

* Learning / observation

1) using their logical expression and logic truth table we design circuit diagram on software thinker-cad.

2) According to their validation when we give input output is showing according to their logic table.

* precautions -

1) when we designing a circuit all connection should be connected accurately without any sorted connection.



2) input pin should be connected to their IC desining structure.

3) grounded pins must be grounded.



* * *

Thank you.

Simulation result of NOR gate



Simulation result of NOT gate



Simulation result of X-OR gate

