Course Title:	DIGITAL SYSTEMS
Course Number:	COE328 - 162
Semester/Year (e.g.F2016)	F2020
Instructor:	Dr. Prathap Siddavaatam
Assignment/Lab Number:	6
Assignment/Lab Title:	Simple General Purpose Processor
Submission Date:	Dec 4 2020
Due Date:	Dec 4 2020

Student LAST Name	Student FIRST Name	Student Number	Section	Signature*
BHAVSAR	SMIT	500957721	16	s.b.

^{*}By signing above you attest that you have contributed to this written lab report and confirm that all work you have contributed to this lab report is your own work. Any suspicion of copying or plagiarism in this work will result in an investigation of Academic Misconduct and may result in a "0" on the work, an "F" in the course, or possibly more severe penalties, as well as a Disciplinary Notice on your academic record under the Student Code of Academic Conduct, which can be found online at: http://www.ryerson.ca/senate/current/pol60.pdf

Table of Contents

1.	Introduction	4
2.	Components: Latches, 4:16 Decoder, FSM	
	2.1 Components Descriptions	
	2.1.1 Latch Description	4
	2.1.2 4:16 Decoder Description	4
	2.1.3 Moore FSM Description	4
	2.2 Truth Tables	
	2.2.1 Truth Tables for Latches	5
	2.2.2 Truth Table for 4:16 Decoder	5
	2.2.3 State Table and State Assigned Table for Moore FSM	6
	2.3 Block Diagrams / Schematics	
	2.3.1 Schematic of Latches	7
	2.3.2 Schematic of 4:16 Decoder	7
	2.3.3 Schematic of the Moore FSM	7
	2.4 VHDL codes for components	
	2.4.1 VHDL code for for Latches	8
	2.4.2 VHDL code for 4 to 16 Decoder	8
	2.4.3 VHDL code for Moore FSM	9
	2.5 Waveforms for components	
	2.5.1 Waveform for Latches	10
	2.5.1 Waveform of 4:16 Decoder	10
	2.5.2 Waveform of the Moore FSM	10

3.	ALU for Problem set 1	
	3.1 Description of the ALU and its function	11
	3.2 Schematic Diagram for ALU	11
	3.3 Calculations for ALU Functions	12-13
	3.4 Purpose of inputs & outputs of ALU	14
	3.5 VHDL code for the ALU problem 1	14-15
	3.6 Complete waveform of the ALU problem 1	15
4.	ALU for Problem set 2F	
	4.1 Description of ALU 2F and its function	16
	4.2 Schematic Diagram for ALU problem 2F	16
	4.3 Calculations for ALU 2F Functions	17-18
	4.4 Purpose of the inputs and outputs of ALU 2F	19
	4.5 VHDL code for the ALU problem 2F	19-20
	4.6 Complete waveform of the ALU problem 2F	20
5.	ALU for Problem set 3B	
	5.1 Description of ALU 3B and its function	21
	5.2 Schematic Diagram for ALU problem 3B	21
	5.3 Calculations for ALU 3B Functions	21
	5.4 VHDL code for the ALU problem 3B	22
	5.5 Complete waveform of the ALU problem 3B	22
	5.6 Purpose of the inputs and outputs of ALU 3B	23
6	Conclusion	24

Introduction

The main goal of this lab was to tie everything we've done in these last few lab sessions together into one simple general purpose processor. Namely, understanding the ALU, its function, how to build it and how to function it so it outputs the desired result. This was done in a series of steps and different forms, ranging from building block diagrams to programming VHDL code to waveforms, but perhaps the initial step everyone first had to figure out is what each component is, its function, and how it'll be used in the lab to help the ALU reach the desired output. In my case, since my student number is 500957721, taking the last four digits and storing them in the two input latches, my $A = (77)_{10}$ and my $B = (21)_{10}$. The components consisted of the Latches, 4:16 Decoder and the Moore FSM and I'll get into more specific detail on each component later on for each individual component.

Components: Latches, 4:16 Decoder, FSM

Component Descriptions:

Latches: The purpose of the latches was to help store information. Since these take the form of the a D latch, they only have 1 input each which are $A = (77)_{10}$ and $B = (21)_{10}$.

4:16 Decoder: The 4:16 decoder is a type of logic circuit that reads in 4 inputs and outputs 16 that in a sense "decodes" the initial "encoded" information.

Moore FSM: Finally, the Moore FSM is a sequential circuit that uses various latches and flip flops for it to function. Since it is synchronous, the output is only the present state and it is completely independent of the input, it only depends on the clock

Component Truth/State Tables:

Latch Truth Table:

Clock	A/B	Z	Z'
0	0	d	d
0	1	d	d
1	0	0	1
1	1	1	0

4:16 Decoder Truth Table:

En	w0	w1	w2	w3	y0	y1	y2	у3	y4	у5	у6	y7	y8	у9	y10	y11	y12	y13	y14	y15
1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	1	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
1	0	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
1	0	1	0	1	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
1	0	1	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
1	0	1	1	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
1	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
1	1	0	0	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0
1	1	0	1	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0
1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0
1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Moore FSM State Table:


Present State	Next State Data in (w = 0)	Next State Data in (w = 1)	Output (z) Current State	Output (z) Student #
S0	S0	S1	C1 = 0000 [0]	D1 = 0101 [5]
S1	S1	S2	C2 = 0001 [1]	D2 = 0000 [0]
S2	S2	S3	C3 = 0010 [2]	D3 = 0000 [0]
S3	S3	S4	C4 = 0011 [3]	D4 = 1001 [9]
S4	S4	S5	C5 = 0100 [4]	D5 = 0101 [5]
S5	S5	S6	C6 = 0101 [5]	D6 = 0111 [7]
S6	S6	S7	C7 = 0110 [6]	D7 = 0111 [7]
S7	S7	S8	C8 = 0111 [7]	D8 = 0010 [2]
S8	S8	S0	C9 = 1000 [8]	D9 = 0001 [1]

Moore FSM State Assigned Table:


Present State	Next State Data in (w = 0)	Next State Data in (w = 1)	Output (z) Current State	Output (z) Student #
0000	0000	0001	C1 = 0000 [0]	D1 = 0101 [5]
0001	0001	0010	C2 = 0001 [1]	D2 = 0000 [0]
0010	0010	0011	C3 = 0010 [2]	D3 = 0000 [0]
0011	0011	0100	C4 = 0011 [3]	D4 = 1001 [9]
0100	0100	0101	C5 = 0100 [4]	D5 = 0101 [5]
0101	0101	0110	C6 = 0101 [5]	D6 = 0111 [7]
0110	0110	0111	C7 = 0110 [6]	D7 = 0111 [7]
0111	0111	1000	C8 = 0111 [7]	D8 = 0010 [2]
1000	1000	0000	C9 = 1000 [8]	D9 = 0001 [1]

Component Block Diagrams:


____Latch Block Diagram:



4:16 Decoder Block Diagram:



Moore FSM Block Diagram:



Components VHDL Codes:

Latch VHDL Code:

____4:16 Decoder VHDL Code:

Moore FSM VHDL Code:

```
- 🖪 🗙
                   Library ices; use ices.atd logic_lick.all; port clk
   architecture fsm of fsm is
type state_type is(s0,s1,s2,s3,s4,s5,s6,s7,s8);
                                                signal yfsm: state_type;
begin
                                                            gin
  process (clk, reset)
begin
  if reset = '1' then
  yfsm <= s0;
  elsif (clk'EVENT AND clk = '1') then</pre>
                                                                                    case yfem is
when so=>
IF data in = '0' THEN
If data in = '0' THEN
EVE
Yfem <=s0;
END IF;
when so=>
IF deta in = '0' THEN
Yfem <=s0;
FIR to in = '0' THEN
Yfem <=s0;
Yfem <=s0;
                                                                                                                       FLSE

yfsm <=s0;
END IF;
ens s6=>
IF data_in = '0' THEN
yfsm <=s6;
ELSE

ufem <=s7.
  3 i/fsm - fsm
Window Help
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       0
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              Search altera.com
   | fm.mhd | 
                                                                                                                          ELSE

yfsm <=s5;
END IF;
en s2=>

IF data_in = '0' THEN

yfsm <=s2;
ELSE
                                                                                                            __om <=s2;

ELSE yfsm <=s3;

END IF;

when s7=>

IF data in = '0' THEN yfsm <=s7;

ELSE yfr
                                                                                                             - THEN

y.am <=a7;

ELSE

yfsm <=a8;

END IF;

when a5=>

IF data_in = '0' THEN

yfsm <=a5;

ELSE

of-
                                                                                                                yfam <=s5;

ELSE

yfam <=s6;

NND IF;

when s3=>

If data_in = '0' THEN

yfam <=s5;

ELSE

END IF;

when s1=>

If data_in = '0' THEN

yfam <=s1;

ELSE

yfam <=s2;
  3 i/fsm - fsm
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        О
      Window Help 🐬
   fsm.vhd
          end case;
end if;
end process;
                                                           end process;

process (yfem, data_in)
begin

case yfem is

when s0>

current_state <= "0000";

when s1=>

student_id <= "0000";

current_state <= "0000";

when s2=>

student_id <= "0000";

current_state <= "0001";

when s2=>

student_id <= "0010";

current_state <= "0010";

when s3=>

student_id <= "1001";

when s3=>

student_id <= "1001";

when s4=>

student_id <= "0100";

student_id <= "0110";

when s5=>

student_id <= "0111";

when s6=>

current_state <= "0101";

when s6=>

student_id <= "0111";

current_state <= "0111";

current_state <= "0111";

when s6=>


student_id <= "0111";

current_state <= "0111";


when s6=>

student_id <= "0111";
                                                    urrent_state <= "0111";
when s6">
when s6">
when s6">
when s6">
when s6">
when s7">
current_state <= "0110";
when s7">
student_id <= "0010";
when s7">
current_state <= "0100";
current_state <= "0101";
when s1">
current_state <= "0101";
end_case;
end_case;
end_frees;
end_frees;
end_frees;
```


Latch Waveform:



4:16 Decoder Waveform:



Moore FSM Waveform:



ALU for Problem set 1

Description of the ALU and its functions:

Function i: Addition of A and B

Function ii: Subtraction of A and B

Function iii: "A" inverse

Function iv: Boolean NAND of A and B

Function v: Boolean NOR of A and B


Function vi: Boolean AND of A and B

Function vii: Boolean OR of A and B


Function viii: Boolean XOR of A and B


Function ix: Boolean XNOR of A and B

Block Diagram for ALU:



Calculations for ALU Functions:





Purpose of inputs & outputs of ALU:

Inputs:

A, B: 8-bit inputs from Latches A and B

OP: 16-bit inputs from Moore fsm

Clock: Signals the clock to synchronize everything

Outputs:

ALU output: (self-explanatory) but outputs the ALU functions in waveform format

Neg: Outputs a wave whose value is 1 if it negative number or remains 0 if positive

VHDL Codes of ALU:

```
əlem 1/finalDesign - finalDesign
: Window Help 🔛
          ALU.vhd
   34 355 366 377 388 399 400 411 422 433 445 466 467 666 667 667 667
                                  ELSIF (Reg1 < Reg2) THEN
Result <= (NOT (Reg1 - Reg2) + 1);
Neg <= '1';
END IF;
                              WHEN "000000000000000000" =>
  Result <= (Reg1 NAND Reg2);
  Neg <= '0';</pre>
                              WHEN "0000000000010000" =>
   Result <= (Reg1 NOR Reg2);
Neg <= '0';</pre>
                              WHEN "00000000000100000" =>
   Result <= (Reg1 AND Reg2);
Neg <= '0';</pre>
                              WHEN "0000000001000000" =>
  Result <= (Reg1 OR Reg2);
  Neg <= '0';</pre>
                              WHEN "0000000010000000" =>
  Result <= (Reg1 XOR Reg2);
  Nac <- '0':</pre>
lem 1/finalDesign - finalDesign
                                                                                                                                                                                                              Search altera.com
 51
52
53
54
55
56
60
61
62
63
64
65
66
67
70
71
72
73
74
77
77
78
80
81
81
82
83
84
                             WHEN "00000000000010000" =>
   Result <= (Reg1 NOR Reg2);
Neg <= '0';</pre>
                             WHEN "00000000000100000" =>
  Result <= (Reg1 AND Reg2);
Neg <= '0';</pre>
                              WHEN "0000000001000000" =>
                                  Result <= (Reg1 OR Reg2);
Neg <= '0';</pre>
                             WHEN "0000000010000000" =>
   Result <= (Reg1 XOR Reg2);
   Neg <= '0';</pre>
                             WHEN "0000000100000000" =>
   Result <= (Reg1 XNOR Reg2);
   Neg <= '0';</pre>
            when others =>
Result <= "00000000";
end case;
end if;
und process;
           R <= Result (7 downto 0);
            end calculation;
```

Waveform for ALU Problem 1:



ALU for Problem set 2F

Description of the ALU 2F and its functions:

Function i: Decrement B by 9

Function ii: Swap the lower and upper 4 bits of B

Function iii: Shift A to left by 2 bits; input bit = 0 (SHL)

Function iv: Boolean NAND of A and B

Function v: Find the greater value between A and B and output the value


Function vi: Invert the even bits of B

Function vii: Produce null on the output

Function viii: Replace the upper four bits of B by upper four bits of A


Function ix: Display A on the output

Block Diagram for ALU 2F:



Calculations for ALU 2F Functions:

Lab 6 2F Output	1
Lab 6 2 F Output 500957721 A = 77 = 01001101 B = 21 = 00010101 1) Derement B by 9 21-9=1210 = (00001100) 2) Swap Upper & lower bib of B (0001 0101)2 = (21)10	1
1) Derement B by 9	1
$21 - 9 = 12_{10} = (00001100)_{2}$	-
2) Swap Upper & lower bib of B $(00010101)_2 = (21)_{10}$	1
$= (01010001)_2 = (81)_{10}$	-
$= (01010001)_{2} = (81)_{10}$ $= (01010100)_{2} = (81)_{10}$ $= (01010100)_{2} = (52)_{10}$ $= (0110100)_{2} = (52)_{10}$ $= (01001101)$	7
A = 0 × 0 0 1 1 0 1	1
=(00110100)2 = (52)10	
4) A NAND B	
A: 01001101 B: 00010101 NAND	1
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	1
	-



Purpose of inputs & outputs of ALU 2F:

Inputs:

A, B: 8-bit inputs from Latches A and B

OP: 16-bit inputs from Moore fsm

Clock: Signals the clock to synchronize everything

Outputs:


ALU output: (self-explanatory) but outputs the ALU functions in waveform format

Neg: Outputs a wave whose value is 1 if it negative number or remains 0 if positive

VHDL Codes of ALU 2F:

```
Window Help 🐬
                                                                                                                                                             •
                    lem 2/finalDesign2 - finalDesign2
                                                                                                                                                      o
Search altera.com
        ▼ ▼ ✓ ✓ ♥ ♥ □ ➤ ₽ ᠔ ᠔ 및 및 ♥ ▼ ↓ Ø ♥ finalDesign2.bdf
                     -- Invert even bits of B WHEN "000000000100000" >> -- works (64) Result <= (Reg2(7) & (NOT Reg2(6)) & Reg2(5) & (NOT Reg2(4)) & Reg2(3) & (NOT Reg2(2)) & Reg2(1) & (NOT Reg2(0))); Neg <= '0';
                    -- Produce null output
WHEN "000000001000000" => -- works (no output)
Result <= null;
Neg <= '0';
                     -- Replace upper 4 bits of B by upper 4 of A
WHEN "0000000010000000" => --works (69)
Result <= (Reg1(7 downto 4) & Reg2 (3 downto 0));
Neg <= '0';
```

Waveform for ALU Problem 2F:




It is to note that my waveform for "ALU_Output" has a 0 for 20 ns. I tried fixing this issue but I couldn't. The output is still correct from then onwards, I just do not know how to fix the 20ns clock lag.

ALU for Problem set 3B

Description of the ALU 3B and its functions:

For each microcode instruction, display 'y' if the FSM output (student_id) is even and 'n' otherwise. (In our case, we used "00000001" for 'y' and "00000000" for 'n').

Block Diagram for ALU 3B:




Calculations for ALU 3B Functions:

_____My student number : 500957721


Even/odd digits (y/n): nyynnnnyn

Desired output: 011000010

VHDL Codes of ALU 3B:



Waveform for ALU Problem 3B:



*Similar to my 2F waveform, for some reason my ALU_Output lags or clocks 20ns after my student number of when its supposed to and that's why the 0 in the beginning looks longer and

throws the output off a bit, but I assure you the waveform is correct if the lag is disregarded.*

Purpose of inputs & outputs of ALU 3B:

Inputs:

A, B: 8-bit inputs from Latches A and B

OP: 16-bit inputs from Moore fsm

Clock: Signals the clock to synchronize everything

Outputs:

ALU output: (self-explanatory) but outputs the ALU functions in waveform format

Neg: Outputs a wave whose value is 1 if it negative number or remains 0 if positive

Conclusion

Therefore, this final lab of this course gives us students a solid foundation of the process of an ALU unit and how to design its function. The General Purpose Processor or GPU that we made consisted of 2 latches, a 4:16 decoder, a Moore FSM as well as an ALU core. After several days of coding VHDL, building block diagrams, and compiling waveforms, we students were able to apply all our knowledge and understanding into this final lab project for this course. Everything that we learned till now was incorporated. Whether it was learning NAND operand on the 3rd week of class, or it was learning about sequential circuits near the end of the course, whatever it may be, if the content was taught in this course, it was used/applied in this lab. The main takeaway from a lab like this was not to complain about how much work this lab was but it was to feel accomplished, as if I've achieved something. And truth be told, I actually had fun during this lab, not only was I having a lot of hands-on experience (not literally because of this pandemic) and I feel like this really tested my knowledge and understanding that I had up until now. In the end, during the entire duration of this project, the main thing each student learnt was the basic functionalities of each GPU and how it performs each given task.