

<b>Course Title:</b>	DIGITAL SYSTEMS
<b>Course Number:</b>	COE328 - 162
<b>Semester/Year (e.g.F2016)</b>	F2020

<b>Instructor:</b>	Dr. Prathap Siddavaatam
--------------------	-------------------------

<i>Assignment/Lab Number:</i>	6
<i>Assignment/Lab Title:</i>	Simple General Purpose Processor

<i>Submission Date:</i>	Dec 4 2020
<i>Due Date:</i>	Dec 4 2020

Student LAST Name	Student FIRST Name	Student Number	Section	Signature*
BHAVSAR	SMIT	500957721	16	s.b.

\*By signing above you attest that you have contributed to this written lab report and confirm that all work you have contributed to this lab report is your own work. Any suspicion of copying or plagiarism in this work will result in an investigation of Academic Misconduct and may result in a "0" on the work, an "F" in the course, or possibly more severe penalties, as well as a Disciplinary Notice on your academic record under the Student Code of Academic Conduct, which can be found online at: <http://www.ryerson.ca/senate/current/pol60.pdf>

## Table of Contents

1. <u>Introduction</u>	4
2. <u>Components: Latches, 4:16 Decoder, FSM</u>	
2.1 Components Descriptions	
2.1.1 Latch Description	4
2.1.2 4:16 Decoder Description	4
2.1.3 Moore FSM Description	4
2.2 Truth Tables	
2.2.1 Truth Tables for Latches	5
2.2.2 Truth Table for 4:16 Decoder	5
2.2.3 State Table and State Assigned Table for Moore FSM	6
2.3 Block Diagrams / Schematics	
2.3.1 Schematic of Latches	7
2.3.2 Schematic of 4:16 Decoder	7
2.3.3 Schematic of the Moore FSM	7
2.4 VHDL codes for components	
2.4.1 VHDL code for for Latches	8
2.4.2 VHDL code for 4 to 16 Decoder	8
2.4.3 VHDL code for Moore FSM	9
2.5 Waveforms for components	
2.5.1 Waveform for Latches	10
2.5.1 Waveform of 4:16 Decoder	10
2.5.2 Waveform of the Moore FSM	10

3. <u>ALU for Problem set 1</u>	
3.1 Description of the ALU and its function	11
3.2 Schematic Diagram for ALU	11
3.3 Calculations for ALU Functions	12-13
3.4 Purpose of inputs & outputs of ALU	14
3.5 VHDL code for the ALU problem 1	14-15
3.6 Complete waveform of the ALU problem 1	15
4. <u>ALU for Problem set 2F</u>	
4.1 Description of ALU 2F and its function	16
4.2 Schematic Diagram for ALU problem 2F	16
4.3 Calculations for ALU 2F Functions	17-18
4.4 Purpose of the inputs and outputs of ALU 2F	19
4.5 VHDL code for the ALU problem 2F	19-20
4.6 Complete waveform of the ALU problem 2F	20
5. <u>ALU for Problem set 3B</u>	
5.1 Description of ALU 3B and its function	21
5.2 Schematic Diagram for ALU problem 3B	21
5.3 Calculations for ALU 3B Functions	21
5.4 VHDL code for the ALU problem 3B	22
5.5 Complete waveform of the ALU problem 3B	22
5.6 Purpose of the inputs and outputs of ALU 3B	23
6. <u>Conclusion</u>	24

## Introduction

The main goal of this lab was to tie everything we've done in these last few lab sessions together into one simple general purpose processor. Namely, understanding the ALU, its function, how to build it and how to function it so it outputs the desired result. This was done in a series of steps and different forms, ranging from building block diagrams to programming VHDL code to waveforms, but perhaps the initial step everyone first had to figure out is what each component is, its function, and how it'll be used in the lab to help the ALU reach the desired output. In my case, since my student number is 500957721, taking the last four digits and storing them in the two input latches, my  $A = (77)_{10}$  and my  $B = (21)_{10}$ . The components consisted of the Latches, 4:16 Decoder and the Moore FSM and I'll get into more specific detail on each component later on for each individual component.

### Components: Latches, 4:16 Decoder, FSM

#### Component Descriptions:

**Latches:** The purpose of the latches was to help store information. Since these take the form of the a D latch, they only have 1 input each which are  $A = (77)_{10}$  and  $B = (21)_{10}$ .

**4:16 Decoder:** The 4:16 decoder is a type of logic circuit that reads in 4 inputs and outputs 16 that in a sense "decodes" the initial "encoded" information.

**Moore FSM:** Finally, the Moore FSM is a sequential circuit that uses various latches and flip flops for it to function. Since it is synchronous, the output is only the present state and it is completely independent of the input, it only depends on the clock

Component Truth/State Tables:

**Latch Truth Table:**

Clock	A/B	Z	Z'
0	0	d	d
0	1	d	d
1	0	0	1
1	1	1	0

**4:16 Decoder Truth Table:**

En	w0	w1	w2	w3	y0	y1	y2	y3	y4	y5	y6	y7	y8	y9	y10	y11	y12	y13	y14	y15
1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	1	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
1	0	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
1	0	1	0	1	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
1	0	1	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
1	0	1	1	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
1	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
1	1	0	0	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0
1	1	0	1	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0
1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0
1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

**Moore FSM State Table:**


<b>Present State</b>	<b>Next State Data in (w = 0)</b>	<b>Next State Data in (w = 1)</b>	<b>Output (z) Current State</b>	<b>Output (z) Student #</b>
S0	S0	S1	C1 = 0000 [0]	D1 = 0101 [5]
S1	S1	S2	C2 = 0001 [1]	D2 = 0000 [0]
S2	S2	S3	C3 = 0010 [2]	D3 = 0000 [0]
S3	S3	S4	C4 = 0011 [3]	D4 = 1001 [9]
S4	S4	S5	C5 = 0100 [4]	D5 = 0101 [5]
S5	S5	S6	C6 = 0101 [5]	D6 = 0111 [7]
S6	S6	S7	C7 = 0110 [6]	D7 = 0111 [7]
S7	S7	S8	C8 = 0111 [7]	D8 = 0010 [2]
S8	S8	S0	C9 = 1000 [8]	D9 = 0001 [1]

**Moore FSM State Assigned Table:**


<b>Present State</b>	<b>Next State Data in (w = 0)</b>	<b>Next State Data in (w = 1)</b>	<b>Output (z) Current State</b>	<b>Output (z) Student #</b>
0000	0000	0001	C1 = 0000 [0]	D1 = 0101 [5]
0001	0001	0010	C2 = 0001 [1]	D2 = 0000 [0]
0010	0010	0011	C3 = 0010 [2]	D3 = 0000 [0]
0011	0011	0100	C4 = 0011 [3]	D4 = 1001 [9]
0100	0100	0101	C5 = 0100 [4]	D5 = 0101 [5]
0101	0101	0110	C6 = 0101 [5]	D6 = 0111 [7]
0110	0110	0111	C7 = 0110 [6]	D7 = 0111 [7]
0111	0111	1000	C8 = 0111 [7]	D8 = 0010 [2]
1000	1000	0000	C9 = 1000 [8]	D9 = 0001 [1]

## Component Block Diagrams:


### Latch Block Diagram:



### 4:16 Decoder Block Diagram:




### Moore FSM Block Diagram:




## Components VHDL Codes:

### Latch VHDL Code:



```
1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity latch1 is
5      port (A : in std_logic_vector(7 downto 0);
6            Resetn, clock : in std_logic;
7            Q : out std_logic_vector(7 downto 0));
8  end latch1;
9
10 architecture Behaviour of latch1 is
11 begin
12     process (Resetn, clock)
13     begin
14         if Resetn = '0' then
15             Q <= "00000000";
16         elsif clock'event and clock = '1' then
17             Q <= A;
18         end if;
19     end process;
20 end Behaviour;
```

### 4:16 Decoder VHDL Code:




```
1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity dec4to16 is
5      port (
6          w : in std_logic_vector(3 downto 0);
7          En : in std_logic;
8          y : out std_logic_vector(15 downto 0));
9  end dec4to16;
10
11 architecture behaviour of dec4to16 is
12     signal Enw : std_logic_vector(4 downto 0);
13 begin
14     enw <= En & w;
15
16     with enw select
17     y <=
18         "0000000000000001" when "10000",
19         "0000000000000010" when "10001",
20         "0000000000000100" when "10010",
21         "0000000000000100" when "10011",
22         "0000000000001000" when "10100",
23         "0000000000001000" when "10101",
24         "0000000000001000" when "10110",
25         "0000000000001000" when "10111",
26         "0000000100000000" when "11000",
27         "0000001000000000" when "11001",
28         "0000010000000000" when "11010",
29         "0000100000000000" when "11011",
30         "0001000000000000" when "11100",
31         "0010000000000000" when "11101",
32         "0100000000000000" when "11110",
33         "1000000000000000" when "11111",
34         "0000000000000000" when others;
35 end behaviour;
```




## Moore FSM VHDL Code:

```
3 i/fsm - fsm
Window Help
fsm.vhd
1 library ieee;
2 use ieee.std_logic_1164.all;
3 entity fsm is
4 port
5 (
6     clk          :in std_logic;
7     data_in      :in std_logic;
8     reset        :in std_logic;
9     student_id   :out std_logic_vector(3 DOWNTO 0);
10    current_state :out std_logic_vector(3 DOWNTO 0);
11 end entity;
12
13 architecture fsm of fsm is
14     type state_type is(s0,s1,s2,s3,s4,s5,s6,s7,s8);
15     signal yfsm: state_type;
16 begin
17     process (clk, reset)
18     begin
19         if reset = '1' then
20             yfsm <= s0;
21         elsif (clk'EVENT AND clk = '1') then
22             case yfsm is
23                 when s0=>
24                     IF data_in = '0' THEN
25                         yfsm <=s0;
26                     ELSE
27                         yfsm <=s1;
28                     END IF;
29                 when s0=>
30                     IF data_in = '0' THEN
31                         yfsm <=s8;
32                     ELSE
33                         yfsm <=s0;
34                     END IF;
35                 when s6=>
36                     IF data_in = '0' THEN
37                         yfsm <=s6;
38                     ELSE
39                         yfsm <=s7;
40                     ELSE
41                         yfsm <=s7;
42                     END IF;
43                 when s4=>
44                     IF data_in = '0' THEN
45                         yfsm <=s4;
46                     ELSE
47                         yfsm <=s5;
48                     END IF;
49                 when s2=>
50                     IF data_in = '0' THEN
51                         yfsm <=s2;
52                     ELSE
53                         yfsm <=s3;
54                     END IF;
55                 when s7=>
56                     IF data_in = '0' THEN
57                         yfsm <=s7;
58                     ELSE
59                         yfsm <=s8;
60                     END IF;
61                 when s5=>
62                     IF data_in = '0' THEN
63                         yfsm <=s5;
64                     ELSE
65                         yfsm <=s6;
66                     END IF;
67                 when s3=>
68                     IF data_in = '0' THEN
69                         yfsm <=s3;
70                     ELSE
71                         yfsm <=s4;
72                     END IF;
73                 when s1=>
74                     IF data_in = '0' THEN
75                         yfsm <=s1;
76                     ELSE
77                         yfsm <=s2;
78                     END IF;
79             end case;
80         end if;
81     end process;
82
83     process (yfsm, data_in)
84     begin
85         case yfsm is
86             when s0=>
87                 student_id <= "0101";
88                 current_state <= "00000";
89             when s1=>
90                 student_id <= "00000";
91                 current_state <= "00001";
92             when s2=>
93                 student_id <= "00000";
94                 current_state <= "00101";
95             when s3=>
96                 student_id <= "10011";
97                 current_state <= "00111";
98             when s4=>
99                 student_id <= "01011";
100                current_state <= "01000";
101            when s5=>
102                student_id <= "01111";
103                current_state <= "01011";
104            when s6=>
105                student_id <= "01111";
106                current_state <= "01100";
107            when s7=>
108                student_id <= "00100";
109                current_state <= "01111";
110            when s8=>
111                student_id <= "00011";
112                current_state <= "10000";
113            end case;
114        end process;
115    end fsm;
```


**Latch Waveform:**



#### 4:16 Decoder Waveform:



### Moore FSM Waveform:



## ALU for Problem set 1

### Description of the ALU and its functions:

**Function i:** Addition of A and B

**Function ii:** Subtraction of A and B

**Function iii:** “A” inverse

**Function iv:** Boolean NAND of A and B

**Function v:** Boolean NOR of A and B


**Function vi:** Boolean AND of A and B

**Function vii:** Boolean OR of A and B

**Function viii:** Boolean XOR of A and B

**Function ix:** Boolean XNOR of A and B

### Block Diagram for ALU:



## Calculations for ALU Functions:

### Lab 6 1 Output

1) Addition of A & B

$$\begin{array}{l} A = (77)_{10} \\ B = (21)_{10} \end{array} + = (98)_{10} = (01100010)_2$$

2) Subtraction of A & B

$$\begin{array}{l} A = (77)_{10} \\ B = (21)_{10} \end{array} - = (56)_{10} = (00111000)_2$$

3)  $\bar{A}$  inverse

$$\begin{array}{l} A = (77)_{10} = (01001101)_2 \\ (10110010)_2 = (178)_{10} \end{array}$$

4) A NAND B

$$\begin{array}{l} A = (77)_{10} = (01001101)_2 \\ B = (21)_{10} = (00010101)_2 \\ \text{NAND} \\ (11111010)_2 = (250)_{10} \end{array}$$

5) A NOR B

$$\begin{array}{l} A = (77)_{10} = (01001101)_2 \\ B = (21)_{10} = (00010101)_2 \\ \text{NOR} \\ (10100010)_2 = (162)_{10} \end{array}$$

6) A AND B

$$A(77)_{10} = (01001101)_2$$

$$B(21)_{10} = (00010101)_2$$

AND

$$(00000101)_2 = (5)_{10}$$

7) A OR B

$$A(77)_{10} = (01001101)_2$$

$$B(21)_{10} = (00010101)_2$$

OR

$$(01011101)_2 = (93)_{10}$$

8) A XOR B

$$A(77)_{10} = (01001101)_2$$

$$B(21)_{10} = (00010101)_2$$

XOR

$$(01011000)_2 = (88)_{10}$$

9) A XNOR B

$$A(77)_{10} = (01001101)_2$$

$$B(21)_{10} = (00010101)_2$$

XNOR

$$(10100111)_2 = (167)_{10}$$

## Purpose of inputs & outputs of ALU:

### **Inputs:**

**A, B** : 8-bit inputs from Latches A and B

**OP** : 16-bit inputs from Moore fsm


**Clock** : Signals the clock to synchronize everything

### **Outputs:**

**ALU\_output** : (self-explanatory) but outputs the ALU functions in waveform format

**Neg** : Outputs a wave whose value is 1 if it negative number or remains 0 if positive

## VHDL Codes of ALU:



```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.all;
3 use IEEE.STD_LOGIC_UNSIGNED.all;
4 use IEEE.NUMERIC_STD.all;
5
6 entity ALU is
7   port( Clock : in std_logic;
8         A,B : in unsigned(7 downto 0);
9         OP : in unsigned(15 downto 0);
10        Neg : out std_logic;
11        R : out unsigned(7 downto 0));
12 end ALU;
13
14 architecture calculation of ALU is
15   signal Reg1, Reg2, Result : unsigned(7 downto 0) := (others => '0');
16   signal Reg4 : unsigned(0 to 7);
17
18 begin
19   Reg1 <= A;
20   Reg2 <= B;
21
22   process(Clock, OP)
23   begin
24     if(rising_edge(Clock)) THEN
25       case OP is
26       when "0000000000000001" =>
27         Result <= (Reg1 + Reg2);
28         Neg <= '0';
29
30       when "0000000000000010" =>
31         IF (Reg1 > Reg2) THEN
32           Result <= (Reg1 - Reg2);
33           Neg <= '0';
34         ELSE
```

```

item 1/finalDesign - finalDesign
Window Help
ALU.vhd
34      Result <= (Reg1 - Reg2);
35      Neg <= '0';
36
37      ELIF (Reg1 < Reg2) THEN
38          Result <= (NOT (Reg1 - Reg2) + 1);
39          Neg <= '1';
40      END IF;
41
42      WHEN "0000000000000100" =>
43          Result <= (NOT Reg1);
44          Neg <= '0';
45
46      WHEN "0000000000001000" =>
47          Result <= (Reg1 NAND Reg2);
48          Neg <= '0';
49
50      WHEN "0000000000010000" =>
51          Result <= (Reg1 NOR Reg2);
52          Neg <= '0';
53
54      WHEN "0000000000100000" =>
55          Result <= (Reg1 AND Reg2);
56          Neg <= '0';
57
58      WHEN "0000000001000000" =>
59          Result <= (Reg1 OR Reg2);
60          Neg <= '0';
61
62      WHEN "0000000010000000" =>
63          Result <= (Reg1 XOR Reg2);
64          Neg <= '0';
65
66      WHEN "0000000100000000" =>
67          Result <= (Reg1 XOR Reg2);
68          Neg <= '0';
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84


```

```

item 1/finalDesign - finalDesign
Window Help
ALU.vhd
51
52      WHEN "0000000000010000" =>
53          Result <= (Reg1 NOR Reg2);
54          Neg <= '0';
55
56      WHEN "00000000000100000" =>
57          Result <= (Reg1 AND Reg2);
58          Neg <= '0';
59
60      WHEN "00000000001000000" =>
61          Result <= (Reg1 OR Reg2);
62          Neg <= '0';
63
64      WHEN "0000000010000000" =>
65          Result <= (Reg1 XOR Reg2);
66          Neg <= '0';
67
68      WHEN "0000000100000000" =>
69          Result <= (Reg1 XNOR Reg2);
70          Neg <= '0';
71
72      WHEN OTHERS =>
73          Result <= "00000000";
74      end case;
75      end if;
76      end process;
77      R <= Result (7 downto 0);
78      end calculation;
79
80
81
82
83
84

```

## Waveform for ALU Problem 1:



## ALU for Problem set 2F

### Description of the ALU 2F and its functions:

### Function i: Decrement B by 9

**Function ii:** Swap the lower and upper 4 bits of B

**Function iii:** Shift A to left by 2 bits; input bit = 0 (SHL)

#### Function iv: Boolean NAND of A and B

**Function v:** Find the greater value between A and B and output the value


**Function vi:** Invert the even bits of B

**Function vii:** Produce null on the output

**Function viii:** Replace the upper four bits of B by upper four bits of A

**Function ix:** Display A on the output

Block Diagram for ALU 2F:





Calculations for ALU 2F Functions:

Lab 6 2F Output

500957721  $\therefore$

$\underbrace{\quad}_A \quad \underbrace{\quad}_B$

$A = 77 = 01001101$   
 $B = 21 = 00010101$

1) Decrement B by 9

$21 - 9 = 12_{10} = (00001100)_2$

2) Swap Upper & lower bits of B

$(0001 \quad 0101)_2 = (21)_{10}$

$\curvearrowright$

$= (0101 \quad 0001)_2 = (81)_{10}$

3) Shift A to left by 2 bits, input bit = 0 (SHL)

$A = \cancel{0} \times 001101$

$\leftarrow$

$= (00110100)_2 = (52)_{10}$

4) A NAND B

A: 01001101  
B: 00010101 NAND

$= (11111010)_2 = (250)_{10}$

5) Find the  $\text{Max}(A, B)$

$$A = 77, \quad B = 21$$

Since  $77 > 21$ , Output is A

$$\Rightarrow (77)_{10} = (01001101)_2$$

6) Invert all even bits of B

$$B = (21)_{10} = (00010101)_2$$

$$\begin{array}{ccccccc} & 6 & 4 & 2 & 0 & & \\ & \downarrow & & \downarrow & & \downarrow & \\ (0 & \underline{1} & 0 & \underline{0} & 0 & \underline{0} & 0) & \downarrow & = & (64)_{10} \end{array}$$

7) Produce null output

< Waveform outputs null or nothing >

8) Replace Upper 4 bits of B by Upper 4 of A

$$A = \underline{0100}, 1101$$

$$B = \underline{\cancel{0001}}, 0101$$

$$\Rightarrow (01000101)_2 = (69)_{10}$$

9) Display A on output

$$\text{I output } A = (77)_{10} = (01001101)_2$$

## Purpose of inputs & outputs of ALU 2F:

### **Inputs:**

**A, B** : 8-bit inputs from Latches A and B

**OP** : 16-bit inputs from Moore fsm


**Clock** : Signals the clock to synchronize everything

### **Outputs:**

**ALU\_output** : (self-explanatory) but outputs the ALU functions in waveform format

**Neg** : Outputs a wave whose value is 1 if it negative number or remains 0 if positive

## VHDL Codes of ALU 2F:




```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.all;
3 use IEEE.STD_LOGIC_UNSIGNED.all;
4 use IEEE.NUMERIC_STD.all;
5
6 entity ALU is
7   port ( Clock : in std_logic;
8         A,B : in unsigned(7 downto 0);
9         OP : in unsigned(15 downto 0);
10        Neg : out std_logic;
11        R : out unsigned(7 downto 0));
12 end ALU;
13
14 architecture calculation of ALU is
15   signal Reg1, Reg2, temp, Result : unsigned(7 downto 0) := (others => '0');
16   signal Reg4 : unsigned(0 to 7);
17
18 begin
19   Reg1 <= A;
20   Reg2 <= B;
21   temp <= "00001001";
22
23   process(Clock, OP)
24   begin
25     if(rising_edge(Clock)) THEN
26       case OP is
27       WHEN "0000000000000000" =>
28         Result <= null;
29         Neg <= '0';
30
31         -- Decrement B by 9
32         WHEN "0000000000000001" => -- works (12)
33           Result <= (Reg2 - temp);
```

```

item 2/finalDesign2 - finalDesign2
Window Help
finalDesign2.bdf
ALU.vhd
34 WHEN "0000000000000001" => -- works (12)
35 Result <= (Reg2 - temp);
36 Neg <= '0';
37
38 -- Swap lower and upper bits of B
39 WHEN "0000000000000010" => -- works (81)
40 Result <= (Reg2(3 downto 0) & Reg2(7 downto 4));
41 Neg <= '0';
42
43 -- Shift A left by 2 bits, input bit = 0
44 WHEN "0000000000000100" => -- works (52)
45 Result <= (Reg1(5 downto 0) & "00");
46 Neg <= '0';
47
48 -- Produce output of A NAND B
49 WHEN "0000000000001000" => -- works (250)
50 Result <= (Reg1 NAND Reg2);
51 Neg <= '0';
52
53 -- Find the Max(A, B)
54 WHEN "0000000000010000" => -- works (77)
55 IF (Reg1 > Reg2) THEN
56 Result <= (Reg1);
57 Neg <= '0';
58
59 ELSIF (Reg2 > Reg1) THEN
60 Result <= (Reg2);
61 Neg <= '0';
62
63 ELSE
64 Result <= (Reg1);
65 Neg <= '0';
66 END IF;
67
68 -- Invert even bits of B
69 WHEN "0000000001000000" => -- works (64)
70 Result <= (Reg2(7) & (NOT Reg2(6)) & Reg2(5) & (NOT Reg2(4)) & Reg2(3) & (NOT Reg2(2)) & Reg2(1) & (NOT Reg2(0)));
71 Neg <= '0';
72
73 -- Produce null output
74 WHEN "0000000001000000" => -- works (no output)
75 Result <= null;
76 Neg <= '0';
77
78 -- Replace upper 4 bits of B by upper 4 of A
79 WHEN "0000000010000000" => --works (69)
80 Result <= (Reg1(7 downto 4) & Reg2(3 downto 0));
81 Neg <= '0';
82
83 -- Display A on output
84 WHEN "0000000010000000" => --works (77)
85 Result <= (Reg1);
86 Neg <= '0';
87
88 WHEN OTHERS =>
89
90 end case;
91 end if;
92 end process;
93
94 R <= Result (7 downto 0);
95
96 end calculation;

```

## Waveform for ALU Problem 2F:



\*It is to note that my waveform for “ALU\_Output” has a 0 for 20 ns. I tried fixing this issue but I couldn't. The output is still correct from then onwards, I just do not know how to fix the 20ns clock lag.\*


---

## ALU for Problem set 3B

### Description of the ALU 3B and its functions:

For each microcode instruction, display ‘y’ if the FSM output (student\_id) is even and ‘n’ otherwise. (In our case, we used “00000001” for ‘y’ and “00000000” for ‘n’).

### Block Diagram for ALU 3B:




### Calculations for ALU 3B Functions:

\_\_\_\_\_ **My student number :**            500957721

**Even/odd digits (y/n):**            nyynnnnyn

**Desired output:**                011000010

## VHDL Codes of ALU 3B:




```

1 library IEEE;
2 use IEEE.STD_LOGIC_1164.all;
3 use IEEE.STD_LOGIC_UNSIGNED.all;
4 use IEEE.NUMERIC_STD.all;
5
6 entity ALU is
7     port ( Clock : in std_logic;
8           A,B : in unsigned(7 downto 0);
9           OP : in unsigned(15 downto 0);
10          Neg : out std_logic;
11          R : out unsigned(7 downto 0));
12 end ALU;
13
14 architecture calculation of ALU is
15     signal Reg1, Reg2, Result : unsigned(7 downto 0):=(others =>'0');
16     signal Reg4 : unsigned(0 to 7);
17
18 begin
19     Reg1 <= A;
20     Reg2 <= B;
21
22     process (Clock, OP)
23     begin
24         if(rising_edge(Clock)) THEN
25             case OP is
26
27                 WHEN "0000000000000001" =>
28                     Result <= "00000000";
29                     Neg <= '0';
30
31                 WHEN "0000000000000010" =>
32                     Result <= "00000001";
33                     Neg <= '0';
34
35                 WHEN "0000000000000100" =>
36                     Result <= "00000001";
37                     Neg <= '0';
38
39                 WHEN "0000000000001000" =>
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78

```

## Waveform for ALU Problem 3B:



\*Similar to my 2F waveform, for some reason my ALU\_Output lags or clocks 20ns after my student number of when its supposed to and that's why the 0 in the beginning looks longer and throws the output off a bit, but I assure you the waveform is correct if the lag is disregarded.\*

Purpose of inputs & outputs of ALU 3B:

**Inputs:**

**A, B** : 8-bit inputs from Latches A and B

**OP** : 16-bit inputs from Moore fsm

**Clock** : Signals the clock to synchronize everything

**Outputs:**

**ALU\_output** : (self-explanatory) but outputs the ALU functions in waveform format

**Neg** : Outputs a wave whose value is 1 if it negative number or remains 0 if positive

## Conclusion

Therefore, this final lab of this course gives us students a solid foundation of the process of an ALU unit and how to design its function. The General Purpose Processor or GPU that we made consisted of 2 latches, a 4:16 decoder, a Moore FSM as well as an ALU core. After several days of coding VHDL, building block diagrams, and compiling waveforms, we students were able to apply all our knowledge and understanding into this final lab project for this course. Everything that we learned till now was incorporated. Whether it was learning NAND operand on the 3rd week of class, or it was learning about sequential circuits near the end of the course, whatever it may be, if the content was taught in this course, it was used/applied in this lab. The main takeaway from a lab like this was not to complain about how much work this lab was but it was to feel accomplished, as if I've achieved something. And truth be told, I actually had fun during this lab, not only was I having a lot of hands-on experience (not literally because of this pandemic) and I feel like this really tested my knowledge and understanding that I had up until now. In the end, during the entire duration of this project, the main thing each student learnt was the basic functionalities of each GPU and how it performs each given task.