## CSCE 513: Computer Architecture Project 3

Project #3 requirements are as follows:

- 1. Design a single-cycle MIPS processor based on the datapath from Module 06:
  - The developed datapath should support a subset of the MIPS ISA, which includes LW, SW, BEQ, ADD, ADDI, SUB, J, AND, OR, and SLT instructions.
- 2. Make sure your module- and port-names will NOT differ with those mentioned below:

- 3. Submission is due by <u>November 14<sup>th</sup> at 11:59 pm</u> with up to <u>seven days late</u> with a penalty of <u>10% for each late day</u>, after which the submission will not be accepted and the grade for the project will be **0**.
- 4. Important Note: NO Questions about the project will be replied after November 11<sup>th</sup>!