Top-down view of design hierarchy

- · Start From system specifications (Functionality, speed, power, size etc.) for the entire project.
 - · Using the specifications, we create an ABSTRACT High-level model. The languages used for creating the high-level model are VHDL, Verilog, C, C++.
- . After the code is written, it is verified to ensure that it satisfies the functionality.
- The next step is <u>logic</u> synthesis, where the HDL model is taken and converted into a logic design of the network with gates.
- · The gate level logic design is verified. Post verification it is mapped onto an electronic circuit design. In the electronic circuit, transistors are used as switches.
- o The level below the circuit design is the physical design level. Physics of transistor is used; complex/manual layout of the circuit.

Jop-down design flour for a microprocessor

- a) Initial conception includes instruction set and components. Instruction set is just a collection of all the instructions that the fet is able to execute. Component is a digital logic unit that implements a given function.
- b) Using the instruction set & components, a system-bush or architectural level model is created with the help of a standard Hardware description language.
- c) note, the architecture model is only abstract. It does not invoke any details of how the hardware will be implemented. In some sense, the design exists only as a piece of software code. This is also known as Register transfer bull (RTL) description.
- Inchionality. After this, the system blacks are translated into a logic model that is based upon boolean equations and logic opates. This is the logic synthesis step in the design flav.

- e) effer logic synth vis, the network is mapped outo electronic circuits where the characteristics of silicon vircuits become important.
- f) Physical design involves defining the transistors as 20 structures on a piece of silicon chip.

 Placement & routing are often also done using CAD tools.
- is created that allows the manufacturing line to actually build the chip.

Logic synthesis

automated

of cAD tools that hypically necept an HDL code and create the logic networks with a predefined set of rules.

uston

the synthesis tool does not meet the necessary specifications.

Finding a logic design that is optimized is a non-trivial problem.

A given Boolean expression may be represented in several equivalent ways. All of these equivalent ways will produce the same output but will use different equations and gates. The complication arises from the fact that each representation of the same logic function has different characteristics at the hardware level. By characteristics, we mean design expects like area or power dissipation or performance.

From the given set of equivalent logic and electronic circuit representations, are must find the "best" solution for the task at hand.

LOGIC DESIGN

In digital electronics, data is represented using only two values.

Logic "1" (trigh) Logic "o" (Low)


A digital logic circuit consists of gates to implement BOOLEAN Logic.

Basic	building	RIOCKS	
a) INVE	RTER	- Do	OUT

111	OUT	
1	Ö	
	1	

161	145	1001
0	0	1
0	1	•
1	0	\ \
1	1 1	10

1111	IN2 1	OUT
0	0	
0	1	0
1	0	6
1		1 0



A NAND gate behaves as an inverter if one of its inputs is held at legic "1".

A NOR gate behaves as an inverter if one of its inputs is held at legic "o".

tor our of the digital circuiti, the basic building unit is a transistor. While there are several kinds of transistors, in this course we focus only on MOSFETS.

MOSFET: - Metal oxide Semiconductor Field Effect transistor.

A transistor behaves as a voltage controlled switch.



The connection between IN and out is established when the switch is closed. When the switch is open, there is no connection from IN to out.

The opening and closing of the mitch is done with the help of a <u>control</u> voltage.


There are two kinds of MOSFETS:-

(a) n-type


(b) p-type

Presence of both types of transisters is possible through the CNOS fabrication process.

CMOS: - complementary metal exide seniconductor.




n FET Symbol



P FET symbol

* usuary "B" terminal is omitted.




- a) substrate or body is p-type
- b) source and drain daping is n-type.
- c) An oxide (thin) separates the channel and the body.

For now, we will focus on only three terminals, the Source (5), drain (D), and the gate (a).


G:- control terminal

current flows between drain and source
terminal:— Ips



Cox =
$$\frac{Eox}{tox}$$
 => Parallel plate capacitor of thickness g tox.


Cox determines the amount of coupling that exists bloo the gate and the channel in silicon. When VG>0, then it etachs to deplete the silicon surface and negatively charged acceptor ions are uncovered.



KVL, we can write

Vox + 4s 1 metace potential. oxide

Distance semicondudor



Electric Fields.

This equation must be updated in metal-semicodulor the presence of oxide charges plus diff.

VG = Vox + Ps + Qox + Ams

Threshold voltage is defined when $\phi_s = 2|\phi_f|$ where $\phi_F = bulk$ Fermi level set up by the doping concentration in the p-type Semiconductor.

further, $V_{0x} = -\frac{Q_B}{C_{0x}}$ where $Q_B = \frac{Q_B}{C_{0x}}$ depletion charge

Here,
$$V_{TN} = -\frac{Q_B}{Cox} + \frac{2\phi_F}{Cox} + \frac{Q_{OX}}{Cox} + \frac{\phi_{MS}}{Cox}$$

dependent mostly on process, manufacturing


Hence,
$$VTN = \int 496 \sin Na 1961 + 21961 + Rox + Pms$$

Cox

Thatband
Voltage.

Derivation of the current flow equations

the mostet exhibits linear and saturation transport regimes. So we will first derive the result for the linear regime.



For a positive Vos, electrone flow from source to drain.


But current flows from dreain to source.

$$E(y) = -\frac{dV(y)}{dy}.$$

V(0) = 0 y Boundary conditions.

The to the parallel plate gate capacitor, the Charge in the service nductor is given as Q(y) = -Cox(Vgs - Vt - V(y))

From the expression, it is clear that the maximum charge occurs at y=0 and the minimum charge occurs at y=L.



dV = I ps dR < differential resistance

 $dR = \frac{dy}{\delta_n A_n}$

on= conductivity {/n-m}

An = cross-sectional area 2m27

on An = 9 µm ne [WXe]

change mobility electron
density

Qe = - grexe

Vas
$$\int \mu_n W Cox \left(V_{gs}-V_{t-V}(y)\right) dV = -\int I ds dy$$

Saturation occurs when Vps > Vosat = V65-Vt

Substituting Vds = (Vgs-Vt) in previous equation, $\overline{I_{DS}} = \frac{1}{2} \mu_n Gox \left(\frac{W}{L}\right) \left[\frac{(Vgs-Vt)^2}{2}\right]$

At this particular value of Vds, the channel @ the drain and is pinched off.

Ly From this expression it is clear that the transistor current does not depend on Vas. And in this case, the transistor really acts as an ideal current course.

However, in reality, this is not quite correct. The effective length of the channel is actually modulated by Vss. This is known as channel length modulation.

Increasing Vas causes the Length to Lecrease Slightly. This means that the current would slightly increase due to CLM.