## Sizing inverters for performance

By sizing we mean adjusting the Widths of PFET and NFET to achieve a guin set of design Constraints.

Lets say  $\frac{WP}{Wn} = 2$  where Wn = Wunit

Lets say we choose 'at' such that Rp = Rn = Runit.

With this we can achieve  $t_{TLH} = t_{PLH} if V_{4n} = V_{4p}$  $t_{d} = 6.69$  Runit  $C_{L}$ 

The input capacitance of this inverter win be Cin= (1+d) Cgn since Cgp= dCgn

Remember: gate capacitance scales with the width.

## Z inverter chain

At this time, we ignore the device parasitic Capacitances

f: Fan-out

Fan-out tello us the ratio of the net load apacitance to the input gate capacitance of the first inverter.

ta = tpo [u+f/u] where tpo = 0.69 Runit Cin

to minimize to \$ 2td = 0 \$ Hopt

lopt = Jf ta, opt = 2 Jf tpo

Sizing a Chain of inverters for driving a large bad

Each inverter is sized "u" times bigger than

the previous stage.

ta,j = 0.69 Rj Cj+1 = 0.69 Runt (2j+1 C1)

= 0.69 Runit C, W Tr or tpo

taij = Tru

tj = 2 Tru = Nurr

What is N?  $\frac{C_L}{C_i} = u^N$  so  $N = \frac{\ln(G/C_i)}{\ln(u)} = \frac{\ln(f)}{\ln(u)}$ 

FAN-047

to = ln(f) w %

ti => 2/2 = 0 => hopt

Minimise 
$$t_d \Rightarrow \frac{\partial t_d}{\partial u} = 0 \Rightarrow hopt$$

Mopt =  $l$ 

No parasities were considered.

Nopt =  $l$ n  $(f)$ 

Each capacitance now comes From the input cap.

of the following stage and the paracutic cap.

of that particular stage.

ta; = 0.69 k; 
$$\begin{bmatrix} CFET, j + G, jri \end{bmatrix}$$

Parasihic gate

ta; = 0.69 Runit  $\begin{bmatrix} CFET, j & G, jri \end{bmatrix}$ 
 $\begin{bmatrix} CFET, j & G, jri \end{bmatrix}$ 
 $\begin{bmatrix} CFET, j & G, jri \end{bmatrix}$ 

 $t_{d,j} = 0.69 \text{ Runit GFET, } + 0.69 \text{ Runit GNU}$   $t_{d} = \sum_{j=1}^{\infty} t_{d,j} = 0.69 \text{ Runit GFET, } N + 0.69 \text{ Runit GNU}$   $T_{X}$   $T_{Y}$  PARASITIC''

ba= ZxN + ZrNn Does not depend on

$$N = \frac{\ln(5)}{\ln(u)}$$

himinize to 
$$\Rightarrow \frac{\partial t_d}{\partial n} = 0 \Rightarrow \text{Uopt}$$

innize to 
$$\frac{dNd}{dN} = 0$$
 = 0 opt  
 $Lopt \left[ ln \left( Uopt \right) - 1 \right] = \frac{T \times / Tr}{C_1} = \frac{C_{ET, 1}}{C_1}$ 
 $Lopt = ln \left( f \right)$ 
 $Lopt = Ln \left( f \right)$ 
 $Ln \left( Uopt \right)$ 

Also, when Tx is non-negligible, then I stages neided to optimize the delay are fewer than would be the Case without Dx.