

Typically, the clock edges arive together for Reg. A & B. That is, teck, a = tex, b

Clock Frequency :-

data arriving at Reg. A will be available after tc-a (A) at the logic block. The logic block Will produce a delay of trogic- max And this data must be available tou (B) before the clock arrives at Reg. B.

Hold time :-

The hold time req. for Reg. B indicates that the input to Reg. B Should NOT change for at least th(B) time units after the clock edge. The soonest the data can arrive at input of Reg. B is to-a (A) -min + tlogic-min.


Unfortunately, there are uncertainties in the clock arrival times. We categorize these into: SKEW > spatial
We categorize these into: SKEW > spatial

Clock skew is the spatial variation in temporally-equivalent clock edges. Clock skew depends on the routing direction. It is caused by static mismatches in the clock paths and differences in the clock load.

Positive clock skew: - Receiving edge arrives later than the launching edge

Receiving edge arrives earlier Negative clock skew:than the launching edge.

The definitions of receiving & launching clock edge are with respect to the direction of data flow.



Positive skew analysis :

However because of positive skew, there is a likelihood of hold violation!

$$\delta$$
 + th \leq t_{C-\alpha} (min) + t_{logic-min} \rightarrow stringent constraint on hold.

Worst case for race condition is when the receiving edge of the clock arrives late.

Negative skow amalysis

In this case no race condition is ever possible.

Summary of clock skew:-

tive :- improves performance + degrades reliability degrades performance + improves reliability.

Remember: - Worst case performance when receiving clock edge arrives early.

muce condition when receiving clock

arrives early. Worst case race condition when receiving clock edge arrives late. Clock JiHer Jitter is the temporal variation in the arrival of clock edge at a given location on the chip. This leads to a change clock period. Worst case performance due to both skew & jitter will Receiving edge given as :arrives early & > too + thogic + tru + 8 + 2 titler launching edge arrives late Worst case for race condition due to skew & gitter:-Lunching edge arines early & receiving thood & two min + thought min - 8 - 2 tighter edge arrives lake l'erformance worst case: ⇒ Both gitter Receiving edge early & launching edge late Reliability or race condition worst case !-Receiving edge late & launching edge early