

#1

STATIC PROPERTIES OF NAND LOGIC GATE

Unlike the inverter, the switching threshold, Vm, of the NAND gate depends on the input pattern.



Consider three specific



CASE (a) When both inputs are initially "0", then both PMOS devices are initially ON.

Hence, the pull-up in this case is quite strong.

When both A, B => 0 -> 1 simultaneously, then the switching threshold will be close to VDD since the Pull-up is quite strong.

Cases (b) & (c)

When only one of the inputs is initially "o" and then it transitions to "1", the switching threshold will be closer to Ground, because in this case pull-up is not that strong.

The difference between (b) & (c) comes from which of the two transistors, MI or M2, undergoes switching.

M, has VBS = 0 since its source is always grounded.

M2 has VBS \(\pm\)D since its source labeled as "int" is not always at zero.

Therefore, UT of M2 is actually these higher than UT of M1. This means, "M2" is a weak pull-down device.

Hence, when "M2" switches the switching threshold will be slightly higher (more toward VDD) than when "M," switches.

NOTE:- The strength of the transistor depends on (Vas-VT), so when VT I, the strength of the transistor V.

DIFFERENCE BETWEEN SERIES AND PARALLEL DEVICES SERIES When devices are connected in series, resistance is more. That is, two durices connected in series may be treated as one device with half the value of 'B' of individual devices. SERIES PARALLEL When devices are connected in parallel, then the overall resistance is reduced. Parallel



The analogy with linear resistors is simple.

$$\frac{3}{2}R$$
 \Rightarrow $\frac{3}{2}Req = 2R$

 $\begin{array}{c} R_{q} = R/2 \\ \hline R_{q} =$

As you can see, series connected resistors have a higher equivalent resistance.

Parallel connected resistors have a lower equivalent resistance.




While we know that Vm is dependent on the input pattern, we can easily calculate Vm When both inputs are switching Simuttaneously.

To do that, we can replace the parallel connected PMOS with one PMOS having higher "B" value.

Likewise, we can replace the series connected NMOS, with only one NMOS have a lower B.

Recall: Parallel connected transistors have a lower resistance while series connected transistors have a higher effective resistance. => The caveat is that this explanation works when all the transistors - (whether parallel or in series) are simultaneously DN.



we already know the switching threshold of inverter with a given 'B' For NMOS and PMOS devices.

All we have to do is replace appropriate 'B'


In the expression.

	•		
SUITCHING	CHARACTE RISTICS	0F	NAND-2



Switching characteristics are also dependent on input patterns.

But let's say, we have sized our + ransistors such that each PMDS device has eff. resistance = Rp while each NMOS device has eff. resistance = Rn



Where does "C" come from?

CL comes From a) Cdb of H3, H4, M2.
b) Cmiller of M2, M3, M4
C) CFan-out

(d) Cwir

Cab: - drain-body Junction Capacitance

Comiller: - $52(c_{ga})$ of m_2 , m_3 , $m_4 \rightarrow 0$ overlap capacitance.

Chan-out: - This corresponds to the next-stage input cap.

Chire: - This is the wive cap.

Where does Cx come From?

Cx comes only be cause of the parasitics of M; and M2.

The key contributions to Cx are from

a) Crniller of Ma, Ma


b) Csb of M2

C) Cab of M1

Cmiller = 2 Cgs of M2 1 Cgs, Csd => overlap capaitances.

2 Cgd of M1

Low - to - high transition



High-to-Low-transition (Both NFETS must be ON)

$$R_{n} \ge \frac{1}{\sqrt{1 - C_{x}}} C_{x}$$


$$R_{n} \ge \frac{1}{\sqrt{1 - C_{x}}} C_{x}$$

$$R_{n} \ge \frac{1}{\sqrt{1 - C_{x}}} C_{x}$$


MOE MIQUELRIUS

For high-to-low, both NFETs must be ON.
And two capacitances have to be discharged.
(a) The Load capacitance, CL
(b) The internal node capacitance, Ciax
'Cr' gets discharged through both NFETs,
While 'Cx' gets discharged through the lower NFET ("M,").
How should we size transistors for a NAND2 gate?
First, me focus only on the worst-case scenario for delay.
The worst case scenario for delay is when only one of the two inputs switches from 1 to 0 for
a 0 to 1 output transition.
For "1" to "0" output transition, both inputs must
tplH = 0.69 Rp CL tpHL = 0.69 (2 Rn GL) { ig nore Cx y.


MO MIGUELRIUS



INVERTER SIZING



NAND-2 SIZING



$$\frac{\beta_{n,NAND}}{2} = \frac{\beta_{n}}{\beta_{n,NAND}} = \frac{\beta_{n}}{\beta_{n,NAND}} = \frac{\beta_{p}}{\beta_{p,NAND}} = \frac{\beta_{p}}{\beta_{p,NAD}} = \frac{\beta_{p}}{\beta_{p,NAD}} = \frac{\beta_{p}}{\beta_{p,NAD}} = \frac{\beta_{p}}{\beta_{p,NAD}} = \frac{\beta_{$$

DEPENDENCE OF INPUT PATTERN ON DELAY


#10

To find out the dependence of tpHL and tpLH,

we must find the input patterns that

need to charge or discharge the internal node

capacitance, Cx.



cases For LOW to High @ OUTPUT

(a)
$$A, B \Rightarrow 1 \rightarrow 0$$

(b)
$$A=1$$
, $B \Rightarrow 1 \rightarrow 0$

(c)
$$B=1$$
, $A \Rightarrow 1 \rightarrow 0$

Case (a)


When A, B = 1 -> 0 then the pull-up is strong as both PMOS devices turn on simultaneously. Hence,

Case (b)

when A=1, $B \Rightarrow 1 \rightarrow 0$, then the PMOS only needs to charge C_L .

(ase (1)

when B=1, $A \Longrightarrow 1 \to 0$, then PMOS needs to charge both C_L and C_X .




Likewise, me construct cases for high to low soutput transition.

Cases for high to how transition \bigcirc 0/P

(a) A = 1, $B \Rightarrow 0 \rightarrow 1$ \rightarrow internal node already discharged


- (b) B=1, A ⇒ 0 → 1 → internal node needs to be discharged.
- (C) $A, B \Rightarrow 0 \rightarrow 1 \longrightarrow strong initial pull-up so maximum delay.$




FAN		١N	CONSI	Nr.	DAX	10
	-	IN	UNI	UL.	KM1	uv

Ques: How does the delay of a complex logic gate depend on the no. of inputs or Fan-in?

Consider a Four input NAND gate





What does CL consist of?

CL = Cext + CN + 4 CP

CN = Parasitic From NFET.

Cp = Parasitics From PFET.

Cext = external load capacitance.

tpHL & R, C1+ (R1+R2) C2 + (R1+R2+R3) (3+ (R1+R2+R3+R4))(If there are "N" inpute and each NFET resistance is denoted as RNMOS and each parasitic Capacitance is denoted as GN, we can write TPHL & RNMOS (CN+ 2CN+3 CN+ - - (N+) CN) + N RNMUS CL RNMOS CN (1+2+3+ - - + (N+)) + N RNMOS CL 0.5 N (N-1) CL = CN+ NCP + Cext -> external boad - parastic parasitic tophe & O'5N(N-1) CN RNMOS + NRNMOS (CN + NCp + Cext) tpHL & O. 5 N (N-1) CN RNMOS + N RNMOS CN + N RNMOS Cp+ NRNMOS CEXE tpHL = a1N + a2N2 N= Fan-in Varies quadratically with Fan-in. SO TOPHL

NESS MIQUELERUS

Cext depends on Fan-out


That is Cext & F.O.

so overall to the = a, F.I. + a2 (F.I.) + a3 (F.O.)

Quadratic dependence on Fan-in. Linear dependence on Fan-out.

Logical Effort and Electrical effort
Cin
Combinational Logic gate
Logical effort is defined as $g = \frac{Cin}{Cref}$
Cin = input capacitance of the gate Cref = input capacitance of the "reference inverter."
Electrical effort is defined as $h = \frac{Cout}{Cin}$
Note, we had previously called electrical effort as effecti form out of the logic.
Since logical effort needs the capacitance of a Neference inverter, we must first define the ref inverter
A REFERENCE INVERTER HAS ITS NMDS and PMDS SIZED SUCH THAT IT HAS SAME Resistance FOR THE PULL-UP AND PULL-DOWN.
It is also the minimum sired unverter for
the given technology.


Alia MIODELRIUS



We size the NNOS as "1" which means WN = Wmin allowed by the +echnology.

Bp = Bn or Rn = Rp = Rref.

Typically r = 2 for 0.25 pm tech.



REFERENCE INVERTER.

Note: - The logical effort of the reference inverter is UNITY. That, in fact, comes from the definition of the reference inverter.

Lets say the net parasitic capacitance at the output mode is CFET-ref. Croad = CFet-ref + Cout dabs = K Rref (Cret ref + Cout) = K Rref CFet-ref + K Ref Cout = K Rref Cref (Cref Cref Cref (Cout Cref Cref Cref) dabs = Tref (Cref) + Tref (Cout Cref pth I dectrical effort parasitic Note Tref = K Rref Cref is NOT the of the reference inverter.

Lets say we have an inverter which is "S" times larger than the min. sized inverter given in the technology. What will the delay of this inverter be? dabs = K R (CFET + Cout) = K Rref (S CFet_ref + Cout) = K Rref C Fet-ref + K Rref Cout K Rref Cref CFet-ref + K Rreg Cref

$$D = d_1 + d_2$$

$$d_1 = P_1 + h_1$$

$$d_2 = P_1 + h_2$$

$$D = (P_1 + h_1) + (P_2 + h_2)$$


$$dz = Pz + hz$$


Path electrical effort:
$$-H = \frac{C_3}{C_1} = \frac{C_3}{C_2} \cdot \left(\frac{C_2}{C_1}\right)$$

$$h_1 \quad h_2$$

$$\frac{\partial D}{\partial h_1} = 0 \implies h_1 \text{ opt (to minimize delay)}$$

$$h_{1,opt} = \sqrt{H} \implies h_{1,opt} = h_{2,opt} = \sqrt{H}$$





POINTS TO REMEMBER

DELAY OF A COMPLEX LOGIC GATE

IS ALWAYS

Rref -> reference resistance of a minimum-sized

Cref -> reference i/p capacitance of a minimum-sized inverter.

$$Cref = (1+r) Cgn$$

$$Cref = (0x Wn Ln)$$

$$Cref = (in)$$

Note: - The delay of a minimum-sized innerter is NOT Tref.

	. 1		.1 11	
Also Ka note,	b. Mill	Vary_	W the	10912
Circuit you're	100 king	at.		
For example,	P (NAMDZ)	> p(:	[NV·)	
hogical effort, 9,	does not	depend	on the	Mze.
Size only plays a	i role in	, the	electrical	effort
Calculation.	· · · · · · · · · · · · · · · · · · ·			· ·
			- :	
		,		
		· · · · · · · · · · · · · · · · · · ·		
			· · · · · · · · · · · · · · · · · · ·	
				<u> </u>

Misi MIQUELRIUS