
Sequential circuits

- a) Storage of information
- b) of p depends not only on the wrent value of the input but also on the preceding value.
- c) System has memory.
- d) In synchronous sequential systems, all registers are under the control of a global clock signal.



tuk > tsu + tplogic + tc-a

Fuk < tsu + tplogic + tca

What about hold time?

First we define the contamination delay of a circuit element as the fastest/quickest time (as opposed to the worst case time for propagation delay) that it produces an output.

Let tes, comb be the contamination delay of the combinational logic

tages be the continuanation delay of the register.

- > After a positive clock edge, new data can propagate through the register and the combicircuit in too, rig + tod, comb time units
- > but we want the input to the register to be stable for that units of time.

tca, reg + tcd, comb > thold


so if circuit is too fast, it may be a problem.

Principle of Bistability

A cross-coupled pair of inverters is a bistable circuit as it has town stable points.

If the circuit is left in a metastable state, a little bit of noise will push it to one of the two stable states.

In the meta stable state, the loop gain is much greater than unity which helps to bring the circuit toward one of the stable states. Once the circuit is in the stable state, the loop gain <<1 when the stable state of the inverter.



A bistable circuit has two stable states. It is also called a Flip Flop. However, this circuit is useful if there is a means to bring it From one state to another. Two methods are commonly used:

(a) cutting the feedback loop: - In this case a new value can be easily written. Such a latch is a mux-based latch and it realizes the operation:-

Q= UK Q + UK In

When Clk = 1 then Q = In Clk = 0 then Q = Q (retains the previous value)

(6) overpowering the feedback loop: - we can apply a trigger at the input of the flip flop and make it temporary unstable by increasing the loop gain G to a value larger than 1.

However, in this approach a strong trigger circuit is needed to overpower the feedback loop.


S Q

The input condition S=R=1 is forbidden.

Jist, we want Q and of to be complimentary of each other. Second if S = R = 1 and then they go to o, the final output is unpredictable. It would depend on whichever input is like last to go law.

P-latch with clock or enable

This is also called a ratioed latch. In Order to make this latch switch, we must succeed in bringing Q below the switching threshold of the other unierter.



Bring V_0 below V_M of "M," $\frac{1}{4}$ "M2".

Lets say the switching threshold of M1-M2 inverter is $V_M = \frac{V_{00}}{2}$.


In this case we solve the equation by equating current slowing through My into M₄- H₈. $I_{my} = \frac{\beta P_{r,my}}{Z} \left[V_{00} - IV_{TP}I \right]^{Z} \left[I + I \lambda P_{r,my} I \left(V_{00} - V_{0} \right) \right]$

= PN, M7/M9 [(VDD- VTN)] [1+ An, M7/M8 (Va)]

Some this equation for $V_{4} = V_{m} = \frac{V_{00}}{2}$. You will get the proper sizing for M7/m8 and M4.


A few assumptions when writing the above equations, we ignored the voltage at the internal node blu M7 and M8. And when the gates of both transistors switch together, we can actually combine them into one transistor. Question: Why is the CLK signal put on transistor M8 and not on M7?

Making Latch with Transmission sate



Q = D. ak + Q. ak


Negative latch




Q = D. UK + Q. UK
Positive latch

S Negative later is transparent when dk = low Positive later is transparent when dk = high

"opaque" state of the later is when the later is simply holding the data.



Imagine if Uk and Uk signals are Won-overlapping



Lets say there is a finite delay in generating LLK from Clk signal. That means, CUC and CLK will actually have a finite overlap as shown in shaded regions "a" & "b". Idealy in region "b" "Q" should be in hold mode. However, because CIK is also low, the output Q remains connected to Data D for a brief time. If the delay of the path from "D" to "Q" is smaller than the overlap region of clk and CLK, there will be a glitch & it would also lead to wrong output a.

CREATING EDGE-SENSITIVE REGISTERS OF

To create a positive edge triggered register, whe cascade two latches in series. The First latch is a negative latch, while the second latch is a positive latch.

First latch is also called the "slave" and the second latch is called the "slave".

Twis kind of an edge-triggered register is called the Muster-Slave Flip Flop.

To create a negative edge-triggered Master-Shave Flip Flop, you must reverse the series connection of the latches. That is, the Master latch must be a positive latch, while the slave latch must be a negative latch.

Tissue of chock overlap in Positive edge triggered Master-slave Hip Flop

For positive M-5 Flip Flop, the master samples data (Um) data When Clk = Low and slave samples data (Um) When Clk = high.

However when both ak and ak are high low Simultaneously then Ti & T3 (Slide # 34) are conducting which creates the Ruce problem.

Second issue arises when the master gets driven by both the data as well as the feedback loop, and it would result in an undefined state.