Ratioed Logic


Ratioed logic is a logic style where the logic levels depend on the ratio of device sizes.


In cmos logic, the logic levels are always "o" or "Voo" independent of the ratio of the device Sizes. However, the cros logic uses 2N number of transistors for N inputs. Therefore, the area consumption could be high. For rational logic, you can reduce the # of transistors required to implement the logic.

In Pseudo-NMOS logic, the pull-up is implemented with A PMOS device that is always ON. That is, the gate of the emos device is connected to ZERO.

When the publication is the

PSEUDO - N MOS






VOH = VDD since PMDS is good connect to VDD. Vol > 0 since PMOS is always bleeding.

To calculate the Value of Vol we know PNOS will be in saturation but NMOS will be in linear regime 0.5 Bp (VDD- |VTHP|) = Bn (VDD -VTN - 0.5 VOL) VOL Assuming VOL << VOD- VTN 0.5 BP (VDD- | VTHP) = Bn (VDD- VTW) VOL So Val = 0.5 (Wp pp) [(VDD - |VTHPI)] For |VTHP | = VTN = VT Vol = 0.5 (WP) (Mp) (VOD - VT) NOTE:- As WP 1 the value of Vol increases. If Vol is too close to zero, it means Wp is small. However, a drawback of small Wp is that Vm is also close to ground. The noise margin on the lower side "Vil" will be reduced too.

()

PASS TRANSISTOR LOGIC (PTL)

PTL uses fewer transistors to implement logic. This also helps to reduce the power dissipation due to the lower capacitance.



Note that PTL directly implements the non-invertige logic.

However the challenge is that NMOS does not pass a good "1". That is there is always a VTN drop.

Vop John Van- VTN

Another issue is that this NMOS has body effect & therefore its threshold voltage will be even higher.

VTN = VTD + 8 [12991 + VDD-VTN - 1295]

This is a 2nd order [avadratic] equation in UTN.
You can solve it to find what the Value of VTN is.

Now consider that this PTL is used to input a signal into an inverter in the following configuration: static power dissipation She swing here is complete from "0" But because the input to the inverter is at lower voltage VOD-VTN the delay of the inverter will be more. Also the static power consumption be there. Will of cascading PTL is as VDD-VTN VDD-VTN UPV-DOV VDD-VTN drops. VDD-3VTN

M@ MIQUELRIUS

Also note PTL is typically implemented with

NMOS only devices.


This is because PMOS only logic will be slower for the same area consumption.

Hence, PTL is NM os - only.

LEVEL RESTORATION

A very useful concept in PTL is the use of a level restoring transistor.

| R T VDD > Level restorer.




- a) When IN=1 (B=1) X goes to VDD-VT, so OUT goes to "O" and the level restorer kicks in and pulls Vx to VDD.
- 6) When node 'x' is pulled to Vop there is no static power dissipation in the inverter.
- C) Challenge is the sizing of the level restorer.

 If the level restorer is too strong then

 'X' may not be able to go down & therefore

 may not be able to turn off the level restorer

 device.



TRANSMISSION GATE (T4) LOGIC Transmission gate logic is used to deal with the problem of threshold voltage drop in pass transistor design. In TG logic style, we use both PMDS and NMDS devices to restore the logic to "0" and VDD. so TG acts as a bidirectional switch that is controlled by the gate voltage. C' = control signal Symbol if C=1 Efficient implementation of TG-XOR

When B = 1 then the transmission gate on the right is off and $F = \overline{A}$

Now When B=0, then the left hand circuit is disabled and F = A SO F = AB Hence, combing the two \F = A 13 + AB TG-XOR requires overall SIX transistors including the transistors required to invert the signals. XOR CMOS requires 12 transistors Complementary pass transistor logic requires 8 transistors. Transmission gate requires 6 transistors.

MI® MIQUELRIUS