HW-3

Chi Zhang

14/10/2015

## Problem 1

 $\mathbf{a}$ 

$$Y = \overline{(B+A) \cdot C \cdot D} \tag{1}$$

b

As from the figure, suppose  $\beta_N$  denodes  $\beta$  for NMOS used in this design,  $\beta_n$  denodes  $\beta$  for NMOS in equivalent generic design. And  $\beta_P$  and  $\beta_p$  respectively. Thus we have  $\beta_P = 2\beta_p$  and  $\beta_N = 3\beta_n$ . Thus for MOSFET really used in this design

$$\frac{W}{L_{NMOS}} = 3$$

$$\frac{W}{L_{PMOS}} = 4$$
(2)

 $\mathbf{c}$ 

Suppose internal capacitance for each NMOS is  $C_n$ , and  $C_p$  for PMOS respectively.

Initial State	Final State	Delay
$A_1B_0C_1D_0$	$A_1B_0C_1D_1$	$t_{pHL} \propto 3R_N C_N + R_N C_Y$
$A_0B_1C_1D_0$	$A_0B_1C_1D_1$	
$A_0B_1C_1D_1$	$A_0B_0C_1D_1$	$t_{pLH} \propto R_P C_P + R_P C_Y$

## Problem 2

## Problem 3