


## **Source Code And Output**





## **RTL Schematic**



## **Technology Schematic**

> ISE Project Navigator (P.20131013) - F:\Smit SIT\College\Google Classroom\Third year\Sem 5\VLSI\Lab\Smit\_Lab1\Lab1\Lab1.xise - [e1 (Tech1)] Project Source Process Tools Window Layout Help P 🔊 🥦 🥦 🗟 CI ↔□♂× Design View: 

Implementa Simulation LIBUR Hierarchy 🛅 Lab1 i xc3s400-5pq208 0 < 0 e1.ucf V 1 П 411 **1** A No Processes Running 息 Processes: e1 即即 Create Timing C... I/O Pin Planning ... I/O Pin Planning ... 3 Floorplan Area/I... Synthesize - XST View RTL Schem... P View Technology... Check Syntax Generate Post-Sy... Implement Design Tranclate □t Design e1.v e1 (Tech1)