
SR Flip Flop Source Code, Test Bench And Output



```
🍃 ISE Project Navigator (P.20131013) - F:\Smit SIT\College\Google Classroom\Third year\Sem 5\VLSI\Lab\Lab5\exp5\exp5\exp5.xise - [:
File Edit View Project Source Process Tools Window Layout Help

¬ □ □ □ Þ №


                                                 » 🏓 🔑 🥦 🙉 🏓 🗟
Design
                            ↔□♂×
                                              24
    View: ○ 🔯 Implementa 	  Simula
                                              25
                                                   module sr_ff_tb;
                                                                                                                🍃 ISE Project Navigator (P.20131013) - F:\Smit SIT\College\Google Classroom\Third year\Sem 5\VLSI\Lab\Lab5\exp5\exp5\xise - [sr_ff_tb.v]
                                              26
                                                                                                                File Edit View Project Source Process Tools Window Layout Help
    Behavioral
                                              27
                                                       // Inputs
                                                                                                                                           b a | » 🔑 🔑 🔉 👂 🗟 📝 🔓 🖯 🖽 🗗 🔁 💆 👂 👂 🗸 🦿 💡
     Hierarchy
                                              28
                                                        reg s;
     29
                                                       reg r;
        i d_ff_tb (d_ff_tb.v)
                                                       reg preset;
                                                                                                                   View: ○ 🕸 Implementa 	 🐼 Simula 🕞
                                                                                                                                                49
                                                                                                                                                       initial begin
                                              30
                                                                                                                                                50

    uut - d_ff (d_ff.v)


                                              31
                                                        reg clr;
                                                                                                                                                         1 \mbox{smonitor}("s=\b",s,"r=\b",r,"clk=",clk,"clr=",clr,"preset=",preset,"q=",q,"qbar=",qbar);
        i jk_ff_tb (jk_ff_tb.v)
                                              32
                                                        reg clk;
                                                                                                                   Hierarchy
              uut - jk_ff (jk_ff.v)
                                              33
                                                                                                                    preset=1;
        34
                                                       // Outputs
                                                                                                                     clr=1;
                                                                                                                           uut - d_ff (d_ff.v)
                                                                                                                                                         s=1'b0;
              uut - sr_ff (sr_ff.v)
                                              35
                                                       wire q;
                                                                                                                      i jk_ff_tb (jk_ff_tb.v)
                                                                                                                                                56
                                                                                                                                                         r=1'b0;
        t_ff_tb (t_ff_tb.v)
                                              36
                                                       wire qbar;
                                                                                                                          uut - jk_ff (jk_ff.v)
                                                                                                                                                         clk=1; #10;
               v uut - t_ff (t_ff.v)
                                       34
                                              37

☐ V sr_ff_tb (sr_ff_tb.v)
                                              38
                                                       // Instantiate the Unit Under Test (UUT)
                                                                                                                                                         // For Clear
                                                                                                                           🛂 uut - sr_ff (sr_ff.v)
                                                                                                                                                59
No Processes Running
                                              39
                                                       sr ff uut (
                                                                                                                     t_ff_tb (t_ff_tb.v)
                                                                                                                                                60
                                                                                                                          - V uut - t_ff (t_ff.v)
                                                                                                                                                         preset=0;
                                                           .s(s),
                                              40
Processes: uut - sr_ff
                                                                                                                                                         clr=0; #10;
                                              41
                                                           .r(r),
                                                                                                                 No Processes Running
              ISim Simulator
                                              42
                                                           .preset (preset),
                                                                                                                                                         // For SR Flip Flop
                 Behavioral Check Sy...
                                                                                                                 Processes: uut - sr_ff
                                                           .clr(clr),
                                              43
                 Simulate Behavioral ..
                                                                                                                    i 🥻 ISim Simulator
                                              44
                                                           .clk(clk),
                                                                                                                                                66
                                                                                                                                                         clr=1;
                                                                                                                        Behavioral Check Sy...
                                                                                                                                                         s=1'b0;
                                                                                                                                                67
                                              45
                                                           .q(q),
                                                                                                                            Simulate Behavioral ...
                                                                                                                                                68
                                                                                                                                                         r=1'b0; #10;
                                              46
                                                            .qbar(qbar)
                                                                                                                                                69
                                              47
                                                       );
                                                                                                                                                70
                                              48
                                                                                                                                                71
                                                                                                                                                         s=1'b0;
                                              49
                                                        initial begin
                                                                                                                                                72
                                                                                                                                                         r=1'b1; #10;
                                                                                                                                                73
                                                                                               Tiles ( ▶ 1 🖹
 ➤ Start □t Design
                                                                sr_ff_tb.v
                                                                                                                                                                                   × 🖹
                                                                                                                 ➤ Start 🚉 Design 🜓 Files 🕪 🖹
                                                                                                                                                                                                         sr_ff.v
                                                                                                                                                             sr_ff_tb.v
```

```
74
75
           s=1'b1;
           r=1'b0; #10;
76
77
78
79
           s=1'b1;
80
           r=1'b1; #10;
81
    end
    always #10 clk=~clk;
82
    endmodule
83
84
85
```



RTL Schematic of SR Flip Flop



Technology Schematic of SR Flip Flop

