

T Flip Flop

Source Code, Test Bench And Output





```
// For preset
clr=1;
preset=1; #100;

// For Clear
clr=0;
preset=0; #100;

// For T=0
clr=1;
t=0; #100;

// For T=1
t=1; #100;
end
always #10 clk=~clk;
always #30 t=~t|;
endmodule
```

RTL Schematic of T Flip Flop

≽ ISE Project Navigator (P.20131013) - F:\Smit SIT\College\Google Classroom\Third year\Sem 5\VLSI\Lab\Lab5\exp5\exp5.xise - [t_ff (RTL1)] File Edit View Project Source Process Tools Window Layout Help X D D X D CI A B B B B ↔□₽× Design t_ff.1 View: ● 🔯 Implementa 🔾 🌉 Simulat and2b1 and2b1 4 Hierarchy <u>...</u> exp5 q_and0000_imp_q_and00001 q_mux0000_imp_q_mux00001 xc3s400-5pq208 0> √ d_ff (d_ff.v) \triangleleft jk_ff (jk_ff.v) v sr_ff (sr_ff.v)
v = t_ff (t_ff.v) 1 fdrse q_not0001_imp_q_not00011 No Processes Running Α Processes: t_ff Design Summary/Re... Design Utilities clr_inv_imp_dr_inv1 (**User Constraints** 1 View RTL Schem... View Technology... Check Syntax qbar_not0001_imp_qbar_not00011 Generate Post-Sy... t_ff Implement Design Generate Programmi. × × Start Design Files t_ff.v t_ff (RTL1) t_ff (Tech 1)

Technology Schematic of T Flip Flop

