[ZFEI 72] Homework 6

ই%বর্ষ হর্ন হর্ন ২০০০সহসত। ইন্মার্

Chap 13.

13.1) a. 20 b. 40 c. 60 d. 30 e. 50 f. 70

13.3) a. the address field

b. memory location 14

C. the memory location whose address is in memory location 14.

d. register 14.

e. memory location whose address is in register 14

13.4)		EA	operand		E A	Operand	
	a.	500	1100	е.	600	1200	
	b.	201	500	f.	RI	400	
	C.	1100	1900	9.	400	1000	
	d.	102	1302	h.	400	1000	

13.7) a. 3 times / fetch instruction, fetch operand reference, fetch operand b. 2 times / fetch instruction, fetch operand reference and load into PC.

Chap 14, H.1) a. 000000 10 00000011 00000101 Carry = 0, Zero = 0, Overflow = 0, Sign = 0, Even parity = 1, Half-carry = 0 b. 11111111 00000001 100000000 Carry = 1, Zero = 1, Overflow = 1, Sign = 0 Even parity = 1. Half-carry = 1 14.2) To perform A-B, the ALU takes the two complement of B A: 11110000 B+1: 11101100 11011100 Carry = 1, Zero = 0, overflow = 0, Sign = 1 Even parity = 0, Half-carry = 0. 14.3) a. 0.2ns b. 0.6ns 14.4) a. The length of a dock cycle is o.Ins. The length of the instruction cycle for this case is (10+ (15x64)) x0.1 = 9601s. b. The worst-case delay is when the instruction occurs just after the start of the instruction, which is 960 ns

C. In this case, the instruction can be interrupted after the

instruction fetch, which takes 10 clock cycles, so the delay is Ins.

delay of more than 15 deck cuples = 150s. .. The worst-delay is 1.50s.

The instruction can be interrupted between byte transfers, which results in a

14.5) a. A factor of 2. b. A factor of 1.5

IB

Time K.7) 2 instruction 1 Instruction 2 instruction 3 instruction 4 F E 14.8) 1 8 4 5 6 10 I FI DA FO EX IQ DA FO EX I3 EX DA FO FI **I**4 FI DA FO 马 DA I 16 FI

14.9) a. We can ignore the initial filling up of the pipe line and the final emptying of the pipeline, because this involves only a few instructions out of 15 million instructions. The speed up is a factor of 5.

b. One instruction is completed per clock cycle, for an throughput of 2500 MIPS.

DA

FO

4.11) The number of instructions causing branches to take place is pgn, and the number that do not cause branch is (1-pq)n.

We can replace equation (12.1) with: $T_k = pq_nkz + (1-pq)[k+(n-1)]T$ Equation (12.2) becomes $S_k = T_1 = \frac{nkz}{(pq)nkz + (1-pq)[k+(n-1)]T} = \frac{nk}{(pq)nkz + (1-pq)[k+(n-1)]}$