

**13.1** Given the following memory values and a one-address machine with an accumulator, what values do the following instructions load into the accumulator?

- Word 20 contains 40.
- Word 30 contains 50.
- Word 40 contains 60.
- Word 50 contains 70.

20	40
30	50
40	60
50	70

- a. LOAD IMMEDIATE 20    20
- b. LOAD DIRECT 20        40
- c. LOAD INDIRECT 20     60
- d. LOAD IMMEDIATE 30    50
- e. LOAD DIRECT 30        70
- f. LOAD INDIRECT 30     70

**13.3** An address field in an instruction contains decimal value 14. Where is the corresponding operand located for

- a. immediate addressing?
- b. direct addressing?
- c. indirect addressing?
- d. register addressing?
- e. register indirect addressing?

address field | 14

- a. the address field
- b. memory location 14
- c. the memory location whose address is in memory location 14.
- d. register 14
- e. memory location whose address is in register 14.

- 13.4** Consider a 16-bit processor in which the following appears in main memory, starting at location 200:

200	Load to AC	Mode
201	500	
202	Next instruction	

399 999  
400 1000

The first part of the first word indicates that this instruction loads a value into an accumulator. The Mode field specifies an addressing mode and, if appropriate, indicates a source register; assume that when used, the source register is R1, which has a value of 400. There is also a base register that contains the value 100. The value of 500 in location 201 may be part of the address calculation. Assume that location 399 contains the value 999, location 400 contains the value 1000, and so on. Determine the effective address and the operand to be loaded for the following address modes:

- |                     |                        |   |
|---------------------|------------------------|---|
| <b>a.</b> Direct    | <b>d.</b> PC relative  | <b>g.</b> Register indirect                     |
| <b>b.</b> Immediate | <b>e.</b> Displacement | <b>h.</b> Autoindexing with increment, using R1 |
| <b>c.</b> Indirect  | <b>f.</b> Register     |   |
- 13.7** How many times does the processor need to refer to memory when it fetches and executes an indirect-address-mode instruction if the instruction is (a) a computation requiring a single operand; (b) a branch?

(a) 4 times      (b) 2 times

- 14.1 a. If the last operation performed on a computer with an 8-bit word was an addition in which the two operands were 00000010 and 00000011, what would be the value of the following flags?
- Carry
  - Zero
  - Overflow
  - Sign
  - Even Parity
  - Half-Carry
- b. Repeat for the addition of -1 (twos complement) and +1.

a. 
$$\begin{array}{r} 00000010 \\ + 00000011 \\ \hline 00000101 \end{array}$$
 0, 0, 0, 0, 1, 0

b. 
$$\begin{array}{r} 11111111 \\ + 00000001 \\ \hline 100000000 \end{array}$$
 1, 1, 0, 0, 1, 1

- 14.2 Repeat Problem 14.1 for the operation A - B, where A contains 11110000 and B contains 0010100.


$\overline{B}$  11101011

$\overline{B} + 1$  11101100

$$\begin{array}{r} 11110000 \\ + 11101100 \\ \hline 100011100 \end{array}$$
 1, 0, 0, 0, 0, 0, 0

- 14.3 A microprocessor is clocked at a rate of  $5 \times 10^9$  Hz.
- How long is a clock cycle?  $\frac{1}{5 \times 10^9} = 0.2 \text{ ns}$
  - What is the duration of a particular type of machine instruction consisting of three clock cycles?  $0.6 \text{ ns}$

- 14.4 A microprocessor provides an instruction capable of moving a string of bytes from one area of memory to another. The fetching and initial decoding of the instruction takes 10 clock cycles. Thereafter, it takes 15 clock cycles to transfer each byte. The microprocessor is clocked at a rate of 10 GHz.
- Determine the length of the instruction cycle for the case of a string of 64 bytes.
  - What is the worst-case delay for acknowledging an interrupt if the instruction is noninterruptible?
  - Repeat part (b) assuming the instruction can be interrupted at the beginning of each byte transfer.



$$\begin{array}{r} 64 \\ \times 15 \\ \hline 960 \end{array}$$

a.  $\frac{1}{10 \times 10^9} = 0.1 \text{ ns}$

$10 + 15 \times 64 = 970 \quad 970 \times 0.1 \text{ ns} = 97 \text{ ns}$

b.  $15 \times 64 \times 0.1 = 96 \text{ ns}$


c.  $15 \times 0.1 = 1.5 \text{ ns}$

- 14.5 The Intel 8088 consists of a bus interface unit (BIU) and an execution unit (EU), which form a 2-stage pipeline. The BIU fetches instructions into a 4-byte instruction queue. The BIU also participates in address calculations, fetches operands, and writes results in memory as requested by the EU. If no such requests are outstanding and the bus is free, the BIU fills any vacancies in the instruction queue. When the EU completes execution of an instruction, it passes any results to the BIU (destined for memory or I/O) and proceeds to the next instruction.


- Suppose the tasks performed by the BIU and EU take about equal time. By what factor does pipelining improve the performance of the 8088? Ignore the effect of branch instructions.
- Repeat the calculation assuming that the EU takes twice as long as the BIU.

a. non-pipe line  $EU + BIU = 2t$   $t + 2t = 3t$   
 pipe line  $t$   $2t$   
 speed up  $2t / t = 2$   $\boxed{1.5}$  //

- 14.7 Consider the timing diagram of Figures 14.10. Assume that there is only a two-stage pipeline (fetch, execute). Redraw the diagram to show how many time units are now needed for four instructions. F E



- 14.8 Assume a pipeline with four stages: fetch instruction (FI), decode instruction and calculate addresses (DA), fetch operand (FO), and execute (EX). Draw a diagram similar to Figure 14.10 for a sequence of 7 instructions, in which the third instruction is a branch that is taken and in which there are no data dependencies.





- 14.9** A pipelined processor has a clock rate of 2.5 GHz and executes a program with 1.5 million instructions. The pipeline has five stages, and instructions are issued at a rate of one per clock cycle. Ignore penalties due to branch instructions and out-of-sequence executions.
- What is the speedup of this processor for this program compared to a nonpipelined processor, making the same assumptions used in Section 14.4?
  - What is throughput (in MIPS) of the pipelined processor?

$$a. \text{ speed up} = \frac{kn}{k+n-1} = \frac{5 \times 1.5 \times 10^6}{5 + 1.5 \times 10^6 - 1} \approx 5$$

$$b. \text{ MIPS} = 2.5 \text{ GHz} / 10^6 = 2500 \text{ MIPS}.$$

- 14.11** Consider an instruction sequence of length  $n$  that is streaming through the instruction pipeline. Let  $p$  be the probability of encountering a conditional or unconditional branch instruction, and let  $q$  be the probability that execution of a branch instruction  $I$  causes a jump to a nonconsecutive address. Assume that each such jump requires the pipeline to be cleared, destroying all ongoing instruction processing, when  $I$  emerges from the last stage. Revise Equations (14.1) and (14.2) to take these probabilities into account.