Chapter 6: Architecture

Exceptions

Exceptions

- Unscheduled function call to exception handler
- Caused by:
 - Hardware, also called an interrupt, e.g., keyboard
 - Software, also called traps, e.g., undefined instruction
- When exception occurs, the processor:
 - Records the cause of the exception
 - Jumps to exception handler
 - Returns to the program

Exception Causes

Exception	Cause
Instruction address misaligned	0
Instruction access fault	1
Illegal instruction	2
Breakpoint	3
Load address misaligned	4
Load access fault	5
Store address misaligned	6
Store access fault	7
Environment call from U-Mode	8
Environment call from S-Mode	9
Environment call from M-Mode	11

RISC-V Privilege Levels

- In RISC-V, exceptions occur at various privilege levels.
- Privilege levels limit access to memory or certain (privileged) instructions.
- RISC-V privilege modes are (from highest to lowest):
 - Machine mode (bare metal)
 - System mode (operating system)
 - User mode (user program)
 - Hypervisor mode (to support virtual machines)
- For example, a program running in M-mode (machine mode) can access all memory or instructions — it has the highest privilege level.

Exception Registers

- Each privilege level has registers to handle exceptions
- These registers are called control and status registers (CSRRs)
- We discuss M-mode (machine mode) exceptions, but other modes are similar
- M-mode registers used to handle exceptions are:
 - mtvec, mcause, mepc, mscratch

(Likewise, S-mode exception registers are: stvec, scause, sepc, and mscratch; and so on for the other modes.)

Exception Registers

- CSRRs are not part of register file
- M-mode CSRRs used to handle exceptions
 - mtvec: holds address of exception handler code
 - mcause: Records cause of exception
 - mepc (Exception PC): Records PC where exception occurred
 - -mscratch: scratch space in memory for exception handlers

Exception-Related Instructions

Called privileged instructions (because they access CSRRs)

```
— csrr: CSR register read
```

- csrw: CSR register write
- csrrw: CSR register read/write
- mret: returns to address held in mepc

Examples:

Exception Handler Summary

- When a processor detects an exception:
 - It jumps to exception handler address in mtvec
 - The exception handler then:
 - saves registers on small stack pointed to by mscratch
 - Uses csrr (CSR read) to look at cause of exception (in mcause)
 - Handles exception
 - When finished, optionally increments mepc by 4 and restores registers from memory
 - And then either aborts the program or returns to user code (using mret, which returns to address held in mepc)

Example Exception Handler Code

- Check for two types of exceptions:
 - Illegal instruction (mcause = 2)
 - Load address misaligned (mcause = 4)

Example Exception Handler Code

```
# save registers that will be overwritten
 csrrw t0, mscratch, t0  # swap t0 and mscratch
    t1, 0(t0) # [mscratch] = t1
 sw t2, 4(t0) # [mscratch+4] = t2
# check cause of exception
 csrr t1, mcause # t1=mcause
 addi t2, x0, 2 \# t2=2 (illegal instruction exception code)
illegalinstr:
 bne t1, t2, checkother # branch if not an illegal instruction
                # t2=exception PC
 csrr t2, mepc
 addi t2, t2, 4 # increment exception PC
 csrw mepc, t2 # mepc=t2
                     # restore registers and return
 i done
checkother:
 addi t2, x0, 4 # t2=4 (load address misaligned exception code)
 bne t1, t2, done # branch if not a misaligned load
 i exit
                       # exit program
# restore registers and return from the exception
                                              Checks for two types of
done:
                                              exceptions:
 1w 	 t1, 0(t0) 	 # t1 = [mscratch]
                                                Illegal instruction
 1w t2, 4(t0) # t2 = [mscratch+4]
 csrrw t0, mscratch, t0  # swap t0 and mscratch
                                                (mcause = 2)
                        # return to program
 mret
                                                Load address misaligned
exit:
                                                (mcause = 4)
```

About these Notes

Digital Design and Computer Architecture Lecture Notes

© 2021 Sarah Harris and David Harris

These notes may be used and modified for educational and/or non-commercial purposes so long as the source is attributed.