### Chapter 7: Microarchitecture

# Multicycle RISC-V Processor

# Single- vs. Multicycle Processor

- Single-cycle:
  - + simple
  - cycle time limited by longest instruction (lw)
  - separate memories for instruction and data
  - 3 adders/ALUs
- Multicycle processor addresses these issues by breaking instruction into shorter steps
  - shorter instructions take fewer steps
  - o can re-use hardware
  - cycle time is faster

# Single- vs. Multicycle Processor

### • Single-cycle:

- + simple
- cycle time limited by longest instruction (lw)
- separate memories for instruction and data
- 3 adders/ALUs

### Multicycle:


- + higher clock speed
- + simpler instructions run faster
- + reuse expensive hardware on multiple cycles
- sequencing overhead paid many times


# Same design steps as single-cycle:

- first datapath
- then control

### Multicycle State Elements


Replace separate Instruction and Data memories with a single unified memory – more realistic






### Multicycle Datapath: Instruction Fetch

#### **STEP 1:** Fetch instruction




### Multicycle Datapath: 1w Get Sources

# **STEP 2:** Read source operand from RF and extend immediate




### Multicycle Datapath: 1w Address

### **STEP 3:** Compute the memory address




### Multicycle Datapath: 1w Memory Read

### **STEP 4:** Read data from memory




### Multicycle Datapath: 1w Write Register

### **STEP 5:** Write data back to register file



# Multicycle Datapath: Increment PC

**STEP 6:** Increment PC: PC = PC+4




### Chapter 7: Microarchitecture

# Multicycle Datapath: Other Instructions


# Multicycle Datapath: sw

#### Write data in **rs2** to memory




# Multicycle Datapath: beq

### Calculate branch target address: BTA = PC + imm



PC is updated in Fetch stage, so need to save old (current) PC


# Multicycle RISC-V Processor




### Chapter 7: Microarchitecture

# Multicycle Control

## Multicycle Control




### Multicycle Control: Instruction Decoder



ор	Instruction	ImmSrc
3	lw	00
35	sw	01
51	R-type	XX
99	beq	10


### Multicycle Control: Main FSM




#### To declutter FSM:

- Write enable signals (RegWrite, MemWrite, IRWrite, PCUpdate, and Branch) are 0 if not listed in a state.
- Other signals are don't care if not listed in a state


### Main FSM: Fetch




### Main FSM: Decode




### Main FSM: Address




# Main FSM: Read Memory




# Main FSM: Read Memory Datapath



### Main FSM: Write RF




# Main FSM: Write RF Datapath




### Main FSM: Fetch Revisited

Calculate PC+4
during Fetch stage
(ALU isn't being used)




# Main FSM: Fetch (PC+4) Datapath




### Chapter 7: Microarchitecture

# Multicycle Control: Other Instructions


### Main FSM: sw




## Main FSM: sw Datapath




# Main FSM: R-Type Execute




### Main FSM: R-Type Execute Datapath



## Main FSM: R-Type ALU Write Back




# Main FSM: R-Type ALU Write Back




# Main FSM: beq

- Need to calculate:
  - Branch Target Address
  - rs1 rs2 (to see if equal)
- ALU isn't being used in Decode stage
  - Use it to calculate Target Address (PC + imm)


### Main FSM: Decode Revisited




#### Main FSM: Decode (Target Address)



### Main FSM: beq




#### Main FSM: beq Datapath




#### Chapter 7: Microarchitecture

# Extending the RISC-V Multicycle Processor


#### Main FSM: I-Type ALU Execute




#### Main FSM: I-Type ALU Exec. Datapath




#### Main FSM: jal




#### Main FSM: jal Datapath



#### Main FSM: jal



#### Multicycle Processor Main FSM



#### Chapter 7: Microarchitecture


## Multicycle Performance

#### Multicycle Processor Performance

- Instructions take different number of cycles:
  - 3 cycles: beq
  - 4 cycles: R-type, addi, sw , jal
  - − 5 cycles: lw
- CPI is weighted average
- SPECINT2000 benchmark:
  - **25%** loads
  - 10% stores
  - 13% branches
  - 52% R-type

Average CPI = (0.13)(3) + (0.52 + 0.10)(4) + (0.25)(5) = 4.12

#### Multicycle Critical Path



#### Multicycle Processor Performance

#### Multicycle critical path:

- Assumptions:
  - RF is faster than memory
  - Writing memory is faster than reading memory

$$T_{c\_multi} = t_{pcq} + t_{dec} + 2t_{mux} + \max(t_{ALU}, t_{mem}) + t_{setup}$$

#### Multicycle Performance Example

Element	Parameter	Delay (ps)
Register clock-to-Q	$t_{pcq\_PC}$	40
Register setup	$t_{ m setup}$	50
Multiplexer	$t_{ m mux}$	30
AND-OR gate	$t_{ m AND-OR}$	20
ALU	$t_{ m ALU}$	120
Decoder (Control Unit)	$t_{ m dec}$	25
Extend unit	$t_{ m dec}$	35
Memory read	$t_{ m mem}$	200
Register file read	$t_{RF}$ read	100
Register file setup	$t_{RF}$ setup	60

$$T_{c\_multi} = t_{pcq} + t_{dec} + 2t_{mux} + \max(t_{ALU}, t_{mem}) + t_{setup}$$
=

#### Multicycle Performance Example

For a program with **100 billion** instructions executing on a **multicycle** RISC-V processor

- **CPI** = 4.12 cycles/instruction
- Clock cycle time:  $T_{c\_multi}$  = 375 ps

**Execution Time = (#** instructions)  $\times$  CPI  $\times$   $T_c$