# Chapter 6: Architecture

# Machine Language

# Machine Language

- Binary representation of instructions
- Computers only understand 1's and 0's
- 32-bit instructions
  - Simplicity favors regularity: 32-bit data & instructions
- 4 Types of Instruction Formats:
  - R-Type
  - I-Type
  - S/B-Type
  - U/J-Type

### R-Type

- Register-type
- 3 register operands:
  - rs1, rs2: source registers
  - rd: destination register
- Other fields:
  - op: the *operation code* or *opcode*
  - funct7, funct3:

the *function* (7 bits and 3-bits, respectively) with opcode, tells computer what operation to perform

### **R-Type**

<u> 31:25</u>	24:20	<u> 19:15</u>	14:12	<u> 11:7</u>	<u>6:0</u>
funct7	rs2	rs1	funct3 rd		ор
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

# R-Type Examples

Assembly		Value	S		Machine Code								
	funct7	rs2	rs1	funct3	rd	ор	funct7	rs2	rs1	funct3	rd	op	
add s2, s3, s4 add x18,x19,x20	0	20	19	0	18	51	000,000	1,0100	1001,1	000	1001,0	011, 0011,	(0x01498933)
sub t0, t1, t2 sub x5, x6, x7	32	7	6	0	5	51	0100,000	00111	00110	000	00101	011,0011,	(0x407302B3)
343 110, 110, 111	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	

# More R-Type Examples

<b>Assembly</b>	Field Values						Machine Code						
	funct7	rs2	rs1	funct3	rd	ор	funct7	rs2	rs1	funct3	rd	ор	
sll s7, t0, s1 sll x23,x5, x9	0	9	5	1	23	51	0000 0000	01001	00101	001	10111	011 0011	(0x00929BB3)
xor s8, s9, s10 xor x24,x25,x26	0	26	25	4	24	51	0000 000	11010	11001	100	11000	011 0011	(0x01ACCC33)
<pre>srai t1, t2, 29 srai x6, x7, 29</pre>	32	29	7	5	6	19	0100 000	11101	00111	101	00110	001 0011	(0x41D3D313)
SIGI KO, KI, ZJ	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	

# Chapter 6: Architecture

# Machine Language: More Formats

# I-Type

### Immediate-type

### 3 operands:

- rs1: register source operand

rd: register destination operand

imm: 12-bit two's complement immediate

### Other fields:

- op: the opcode
  - Simplicity favors regularity: all instructions have opcode
- funct3: the function (3-bit function code)
  - with opcode, tells computer what operation to perform

### **I-Type**

31:20	<u> 19:15</u>	14:12	<u> 11:7</u>	6:0
imm <sub>11:0</sub>	rs1	funct3	rd	op
12 bits	5 bits	3 bits	5 bits	7 bits

# **I-Type Examples**

### **Assembly**

### **Field Values**

	imm <sub>11:0</sub>	rs1	funct3	rd	op
addi s0, s1, 12 addi x8, x9, 12	12	9	0	8	19
addi s2, t1, -14 addi x18,x6, -14	-14	6	0	18	19
lw t2, -6(s3) lw x7, -6(x19)	-6	19	2	7	3
lh s1, 27(zero) lh x9, 27(x0)	27	0	1	9	3
lb s4, 0x1F(s4)	0x1F	20	0	20	3
lb x20,0x1F(x20)	12 bits	5 bits	3 bits	5 bits	7 bits

### **Machine Code**

imm <sub>11:0</sub>	rs1	funct3	rd	op	
0000 0000 1100	01001	000	01000	001 0011	(0x00C48413)
1111 1111 0010	00110	000	10010	001 0011	(0xFF230913)
1111 1111 1010	10011	010	00111	000 0011	(0xFFA9A383)
0000 0001 1011	00000	001	01001	000 0011	(0x01B01483)
0000 0001 1111	10100	000	10100	000 0011	(0x01FA0A03)
12 bits	5 bits	3 bits	5 bits	7 bits	,

# S/B-Type

- Store-Type
- Branch-Type
- Differ only in immediate encoding

31:25	24:20	19:15	14:12	11:7	6:0	_
imm <sub>11:5</sub>	rs2	rs1	funct3	imm <sub>4:0</sub>	op	S-Type
imm <sub>12,10:5</sub>	rs2	rs1	funct3	imm <sub>4:1,11</sub>	op	<b>B-Type</b>
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	_

# S-Type

- Store-Type
- 3 operands:
  - rs1: base register
  - rs2: value to be stored to memory
  - imm: 12-bit two's complement immediate
- Other fields:
  - op: the opcode
    - Simplicity favors regularity: all instructions have opcode
  - funct3: the function (3-bit function code)
    - with opcode, tells computer what operation to perform

### **S-Type**

31:25	24:20	19:15	14:12	11:7	6:0
imm <sub>11:5</sub>	rs2	rs1	funct3	imm <sub>4:0</sub>	op
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

# S-Type Examples

### **Assembly**

### **Field Values**

### **Machine Code**

	-6(s3) -6(x19)
	23(t0) 23(x5)
•	0x2D(zero) 0x2D(x0)

imm <sub>11:5</sub>	rs2	rs1	funct3	$imm_{4:0}$	op
1111 111	7	19	2	11010	35
0000 000	20	5	1	10111	35
0000 001	30	0	0	01101	35
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

	imm <sub>11:5</sub>	rs2	rs1	funct3	$imm_{4:0}$	op
	1111 111	00111	10011	010	11010	010 0011
	0000 000	10100	00101	001	10111	010 0011
	0000 001	11110	00000	000	01101	010 0011
,	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

(0xFE79AD23)


(0x01429BA3)

(0x03E006A3)

### **B-Type**

- Branch-Type (similar format to S-Type)
- 3 operands:
  - rs1: register source 1
  - rs2: register source 2
  - imm<sub>12:1</sub>: 12-bit two's complement immediate address offset
- Other fields:
  - op: the opcode
    - Simplicity favors regularity: all instructions have opcode
  - funct3: the function (3-bit function code)
    - with opcode, tells computer what operation to perform

### **B-Type**



# B-Type Example

- The 13-bit immediate encodes where to branch (relative to the branch instruction)
- Immediate encoding is strange
- **Example:**

```
# RISC-V Assembly
0x70 beg s0, t5, L1
0x74 add s1, s2, s3
0x78 sub s5, s6, s7
0x7C lw t0, 0(s1)
0x80 L1: addi s1, s1, -15
```

```
bit number 12 11 10 9 8 7 6 5 4 3 2 1 0
```

### Assembly Field Values

### Machine Code

	imm <sub>12,10:5</sub>	rs2	rs1	funct3	imm <sub>4:1,11</sub>	op	imm <sub>12,10:5</sub>	rs2	rs1	funct3	imm <sub>4:1,11</sub>	op	
beq s0, t5, L1 beq x8, x30, 16		30	8	0	1000 0	99	0000 000	11110	01000	000	1000 0	110 0011	(0x01E40863)
1	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	

# U/J-Type


- Upper-Immediate-Type
- Jump-Type
- Differ only in immediate encoding

_	6:0	11:7	31:12
<b>U-Type</b>	op	rd	imm <sub>31:12</sub>
<b>J-Type</b>	op	rd	imm <sub>20,10:1,11,19:12</sub>
_	7 bits	5 bits	20 bits

# U-Type

- Upper-immediate-Type
- Used for load upper immediate (lui)
- 2 operands:
  - rd: destination register
  - $imm_{31:12}$ :upper 20 bits of a 32-bit immediate
- Other fields:
  - op: the *operation code* or *opcode* tells computer what
     operation to perform

### **U-Type**



# **U-Type Example**

- Upper-immediate-Type
- Used for load upper immediate (lui)
- 2 operands:
  - rd: **destination register**
  - $imm_{31:12}$ :upper 20 bits of a 32-bit immediate
- Other fields:
  - op: the *operation code* or *opcode* tells computer what
     operation to perform

Assembly	Field Va	alues		Machine C			
	imm <sub>31:12</sub>	rd	ор	imm <sub>31:12</sub>	rd	ор	
lui s5, 0x8CDEF	0x8CDEF	21	55	1000 1100 1101 1110 1111	10101	011 0111	(0x8CDEFAB7)
	20 bits	5 bits	7 bits	20 bits	5 bits	7 bits	•

# J-Type

- Jump-Type
- Used for jump-and-link instruction (jal)
- 2 operands:
  - rd: destination register
  - $imm_{20,10:1,11,19:12}$ : 20 bits (20:1) of a 21-bit immediate
- Other fields:
  - op: the operation code or opcode tells computer what
     operation to perform

### **J-Type**

31:12	11:7	6:0
imm <sub>20,10:1,11,19:12</sub>	rd	op
20 bits	5 bits	7 bits

Note: jalr is I-type, not j-type, to specify rs

# J-Type Example

```
# Address
                                             RISC-V Assembly
                      0x0000540C
                                             jal ra, func1
                      0x00005410
                                             add s1, s2, s3
                                                                   0xABC04 - 0x540C =
                                             . . .
                       . . .
                                                                           0XA67F8
                                    func1: add s4, s5, s8
                       0x000ABC04
                          func1 is 0xA67F8 bytes past jal
imm = 0xA67F8
                                                        1 1 1
                                                                 1 1 1 1
bit number
                20
                    19 18 17 16
                                   15 14 13 12
                                                   11 10 9 8
                                                                 7 6 5 4
                                                                             3 2 1 0
                          Field Values
                                                           Machine Code
  Assembly
                  imm<sub>20,10:1,11,19:12</sub>
                                                     imm<sub>20,10:1,11,19:12</sub>
                                                                        rd
                                                                              op
                                     rd
                                           op
```

111

7 bits

5 bits

jal ra, func1

jal x1, 0xA67F8

0111 1111 1000 1010 0110

20 bits

0111 1111 1000 1010 0110

20 bits

00001

5 bits

110 1111

7 bits

(0x7F8A60EF)

# **Review: Instruction Formats**

_	7 bits	5 bits	3 bits	5 bits	5 bits	7 bits					
R-Type	ор	rd	funct3	rs1	rs2	funct7					
I-Type	ор	rd	funct3	rs1	imm <sub>11:0</sub>						
S-Type	ор	imm <sub>4:0</sub>	funct3	rs1	rs2	imm <sub>11:5</sub>					
<b>B-Type</b>	ор	imm <sub>4:1,11</sub>	m <sub>12,10:5</sub> rs2 rs1 funct3		imm <sub>12,10:5</sub>						
<b>U-Type</b>	ор	rd		1:12	imm <sub>3</sub>						
<b>J-Type</b>	ор	rd	imm <sub>20,10:1,11,19:12</sub>								
_	7 bits	5 bits	20 bits								

# Design Principle 4

### Good design demands good compromises

Multiple instruction formats allow flexibility

```
add, sub: use 3 register operands
```

- Number of instruction formats kept small
  - to adhere to design principles 1 and 3 (simplicity favors regularity and smaller is faster).

# Chapter 6: Architecture

# Immediate Encodings

# Constants / Immediates

- lw and sw use constants or *immediates*
- immediately available from instruction
- 12-bit two's complement number
- addi: add immediate
- Is subtract immediate (subi) necessary?

### **C** Code

$$a = a + 4;$$
  
 $b = a - 12;$ 

### RISC-V assembly code

$$# s0 = a, s1 = b$$
  
addi s0, s0, 4  
addi s1, s0, -12

# Constants / Immediates

### **Immediate Bits**

imm	11	imm <sub>11:1</sub>	imm <sub>0</sub>	I, S
imm	12	imm <sub>11:1</sub>	0	В
imm <sub>31:21</sub>	imm <sub>20:12</sub>	0	•	U
imm <sub>20</sub>	imm <sub>20:12</sub>	imm <sub>11:1</sub>	0	J

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

# Immediate Encodings

### **Instruction Bits**

_																												
F			rd			ct3	unc	fı			rs1			0	1	2	3	funct7 4				funct7						
I			rd			ct3	unc	fı			rs1			0	1	2	3	4	5	6	7	8	9	10	11			
S	0	1	2	3	4	ct3	unc	fι			rs1				2	rsź			5	6	7	8	9	10	11			
B	11	1	2	3	4	ct3	unc	fı			rs1				2	rsź			5	6	7	8	9	10	12			
ι			rd			12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31			
J			rd			12	13	14	15	16	17	18	19	11	1	2	3	4	5	6	7	8	9	10	20			
•		_				4.0	- 1 0						4.0															

- 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7
- Immediate bits *mostly* occupy **consistent instruction bits**.
  - Simplifies hardware to build the microprocessor
- Sign bit of signed immediate is in msb of instruction.
- Recall that rs2 of R-type can encode immediate shift amount.

# Chapter 6: Architecture

# Reading Machine Language & Addressing Operands

# Instruction Fields & Formats

Instruction	ор	funct3	Funct7	Туре
add	0110011 (51)	000 (0)	0000000 (0)	R-Type
sub	0110011 (51)	000 (0)	0100000 (32)	R-Type
and	0110011 (51)	111 (7)	0000000 (0)	R-Type
or	0110011 (51)	110 (6)	0000000 (0)	R-Type
addi	0010011 (19)	000 (0)	-	I-Type
beq	1100011 (99)	000 (0)	-	B-Type
bne	1100011 (99)	001 (1)	-	B-Type
lw	0000011(3)	010 (2)	-	I-Type
SW	0100011 (35)	010 (2)	-	S-Type
jal	1101111 (111)	-	-	J-Type
jalr	1100111 (103)	000 (0)	-	I-Type
lui	0110111 (55)	-	-	U-Type

**See Appendix B for other instruction encodings** 

# Interpreting Machine Code

- Write in binary
- Start with op (& funct3): tells how to parse rest
- Extract fields
- op, funct3, and funct7 fields tell operation
- Ex: 0x41FE83B3 and 0xFDA58393

# Interpreting Machine Code

- Write in binary
- Start with op (& funct3): tells how to parse rest
- Extract fields
- op, funct3, and funct7 fields tell operation
- Ex: 0x41FE83B3 and 0xFDA58393

		N	lachi	ne Co	de	Field Values						Assembly		
	funct7	rs2	rs1	funct3	rd	op	funct7	rs2	rs1	funct3	rd	ор		
(0x41FE83B3)	0100 000	11111	11101	000	00111	011 0011	32	31	29	0	7	51	sub x7, x29,x31 sub t2, t4, t6	
	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	2 2 2 2 2 7 2 1 7 2 2	
	imm₁	1:0	rs1	funct3	rd	op	imm <sub>11:0</sub>		rs1	funct3	rd	op		
(0xFDA48393)	1111 110	1 1010	01001	000	00111	001 0011	-38		9	0	7	19	addi x7, x9, -38 addi t2, s1, -38	
,	12 bit	ts	5 bits	3 bits	5 bits	7 bits	12 bit	s	5 bits	3 bits	5 bits	7 bits	= ==== == , == , == ,	

### How do we address the operands?

- Register Only
- Immediate
- Base Addressing
- PC-Relative

### **Register Only**

Operands found in registers

```
- Example: add s0, t2, t3
```

- **Example:** sub t6, s1, 0

### **Immediate**

12-bit signed immediate used as an operand

```
- Example: addi s4, t5, -73
```

- Example: ori t3, t7, 0xFF

### **Base Addressing**

- Loads and Stores
- Address of operand is:

### **PC-Relative Addressing:** branches and jal

### **Example:**

### 

The label is (0xEB0-0x354) = 0xB5C(2908) instructions **before** bne

```
imm_{12:0} = -2908 1 0 1 0 0 1 0 1 0 0 1 0 0 1 0 0 bit number 12 11 10 9 8 7 6 5 4 3 2 1 0
```

### **Assembly**

### **Field Values**

### **Machine Code**

