

## Chapter 6: Architecture

# Machine Language


# Machine Language

- Binary representation of instructions
- Computers only understand 1's and 0's
- 32-bit instructions
  - Simplicity favors regularity: 32-bit data & instructions
- **4 Types of Instruction Formats:**
  - R-Type
  - I-Type
  - S/B-Type
  - U/J-Type

# R-Type

- **Register-type**
- 3 register operands:
  - rs1, rs2: source registers
  - rd: destination register
- Other fields:
  - op: the *operation code* or *opcode*
  - funct7, funct3:  
the *function* (7 bits and 3-bits, respectively)  
with opcode, tells computer what operation to perform

## R-Type



# R-Type Examples

## Assembly

## Field Values

## Machine Code

```
add s2, s3, s4
add x18, x19, x20
sub t0, t1, t2
sub x5, x6, x7
```

funct7	rs2	rs1	funct3	rd	op
0	20	19	0	18	51
32	7	6	0	5	51
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

funct7	rs2	rs1	funct3	rd	op	
0000,000	10100	1001,1	000	10010	011,0011	(0x01498933)
0100,000	00111	0011,0	000	00101	011,0011	(0x407302B3)
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	

# More R-Type Examples

## Assembly

## Field Values

## Machine Code

	funct7	rs2	rs1	funct3	rd	op	funct7	rs2	rs1	funct3	rd	op	
<b>sll</b> s7, t0, s1	0	9	5	1	23	51	0000 000	01001	00101	001	10111	011 0011	(0x00929BB3)
<b>sll</b> x23, x5, x9	0	26	25	4	24	51	0000 000	11010	11001	100	11000	011 0011	(0x01ACCC33)
<b>xor</b> s8, s9, s10													
<b>xor</b> x24, x25, x26													
<b>srai</b> t1, t2, 29	32	29	7	5	6	19	0100 000	11101	00111	101	00110	001 0011	(0x41D3D313)
<b>srai</b> x6, x7, 29													
	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	


## Chapter 6: Architecture

# **Machine Language: More Formats**

# I-Type

- *Immediate-type*
- 3 operands:
  - rs1: register source operand
  - rd: register destination operand
  - imm: 12-bit two's complement immediate
- Other fields:
  - op: the opcode
    - Simplicity favors regularity: all instructions have opcode
  - funct3: the function (3-bit function code)
    - with opcode, tells computer what operation to perform

## I-Type



# I-Type Examples

Assembly	Field Values					Machine Code				
	imm <sub>11:0</sub>	rs1	funct3	rd	op	imm <sub>11:0</sub>	rs1	funct3	rd	op
addi s0, s1, 12	12	9	0	8	19	0000 0000 1100	01001	000	01000	001 0011
addi x8, x9, 12										(0x00C48413)
addi s2, t1, -14	-14	6	0	18	19	1111 1111 0010	00110	000	10010	001 0011
addi x18, x6, -14										(0xFF230913)
lw t2, -6(s3)	-6	19	2	7	3	1111 1111 1010	10011	010	00111	000 0011
lw x7, -6(x19)										(0xFFA9A383)
lh s1, 27(zero)	27	0	1	9	3	0000 0001 1011	00000	001	01001	000 0011
lh x9, 27(x0)										(0x01B01483)
lb s4, 0x1F(s4)	0x1F	20	0	20	3	0000 0001 1111	10100	000	10100	000 0011
lb x20, 0x1F(x20)										(0x01FA0A03)
	12 bits	5 bits	3 bits	5 bits	7 bits	12 bits	5 bits	3 bits	5 bits	7 bits



# S/B-Type


- *Store-Type*
- *Branch-Type*
- Differ only in immediate encoding

31:25	24:20	19:15	14:12	11:7	6:0	
imm <sub>11:5</sub>	rs2	rs1	funct3	imm <sub>4:0</sub>	op	S-Type
imm <sub>12,10:5</sub>	rs2	rs1	funct3	imm <sub>4:1,11</sub>	op	B-Type
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	

# S-Type

- *Store-Type*
- 3 operands:
  - rs1: base register
  - rs2: value to be stored to memory
  - imm: 12-bit two's complement immediate
- Other fields:
  - op: the opcode
    - Simplicity favors regularity: all instructions have opcode
  - funct3: the function (3-bit function code)
    - with opcode, tells computer what operation to perform

## S-Type



# S-Type Examples

## Assembly

## Field Values


## Machine Code

	imm <sub>11:5</sub>	rs2	rs1	funct3	imm <sub>4:0</sub>	op	imm <sub>11:5</sub>	rs2	rs1	funct3	imm <sub>4:0</sub>	op	
<b>sw</b> t2, -6(s3)	1111 111	7	19	2	11010	35	1111 111	00111	10011	010	11010	010 0011	(0xFE79AD23)
<b>sw</b> x7, -6(x19)													
<b>sh</b> s4, 23(t0)	0000 000	20	5	1	10111	35	0000 000	10100	00101	001	10111	010 0011	(0x01429BA3)
<b>sh</b> x20, 23(x5)													
<b>sb</b> t5, 0x2D(zero)	0000 001	30	0	0	01101	35	0000 001	11110	00000	000	01101	010 0011	(0x03E006A3)
<b>sb</b> x30, 0x2D(x0)													
	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	

# B-Type

- **Branch-Type** (similar format to S-Type)
- 3 operands:
  - rs1: register source 1
  - rs2: register source 2
  - $\text{imm}_{12:1}$ : 12-bit two's complement immediate – address offset
- Other fields:
  - op: the opcode
    - Simplicity favors regularity: all instructions have opcode
  - funct3: the function (3-bit function code)
    - with opcode, tells computer what operation to perform

## B-Type



# B-Type Example

- The 13-bit immediate encodes where to branch (relative to the branch instruction)
- Immediate encoding is strange
- Example:**

```
# RISC-V Assembly
0x70      beq  s0, t5, L1
0x74      add  s1, s2, s3
0x78      sub  s5, s6, s7
0x7C      lw   t0, 0(s1)
0x80 L1: addi s1, s1, -15
```

imm<sub>12:0</sub> = 16   0   0   0   0   0   0   0   1   0   0   0   0

bit number   12   11   10   9   8   7   6   5   4   3   2   1   0

## Assembly

## Field Values

## Machine Code

	imm <sub>12,10:5</sub>	rs2	rs1	funct3	imm <sub>4:1,11</sub>	op	imm <sub>12,10:5</sub>	rs2	rs1	funct3	imm <sub>4:1,11</sub>	op	
beq s0, t5, L1	0000 000	30	8	0	1000 0	99	0000 000	11110	01000	000	1000 0	110 0011	(0x01E40863)
beq x8, x30, 16	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	

# U/J-Type


- *Upper-Immediate-Type*
- *Jump-Type*
- Differ only in immediate encoding

31:12	11:7	6:0	
imm <sub>31:12</sub>	rd	op	U-Type
imm <sub>20,10:1,11,19:12</sub>	rd	op	J-Type
20 bits	5 bits	7 bits	

# U-Type

- *Upper-immediate-Type*
- Used for load upper immediate (`lui`)
- 2 operands:
  - `rd`: destination register
  - `imm31:12`: upper 20 bits of a 32-bit immediate
- Other fields:
  - `op`: the *operation code* or *opcode* – tells computer what operation to perform

## U-Type



# U-Type Example

- **Upper-immediate-Type**
- Used for load upper immediate (`lui`)
- 2 operands:
  - `rd`: destination register
  - `imm31:12`: upper 20 bits of a 32-bit immediate
- Other fields:
  - `op`: the *operation code* or *opcode* – tells computer what operation to perform

## Assembly

```
lui s5, 0x8CDEF
lui x21, 0x8CDEF
```

## Field Values

<code>imm<sub>31:12</sub></code>	<code>rd</code>	<code>op</code>
0x8CDEF	21	55
20 bits	5 bits	7 bits

## Machine Code


<code>imm<sub>31:12</sub></code>	<code>rd</code>	<code>op</code>	
1000 1100 1101 1110 1111	10101	011 0111	(0x8CDEFAB7)
20 bits	5 bits	7 bits	



# J-Type

- *Jump-Type*
- Used for jump-and-link instruction (`jal`)
- 2 operands:
  - `rd`: destination register
  - `imm20,10:1,11,19:12`: 20 bits (20:1) of a 21-bit immediate
- Other fields:
  - `op`: the operation code or opcode – tells computer what operation to perform

## J-Type



- Note: `jalr` is l-type, not j-type, to specify rs

# J-Type Example

# Address	RISC-V Assembly
0x0000540C	jal ra, func1
0x00005410	add s1, s2, s3
...	...
0x000ABC04	func1: add s4, s5, s8
...	...

$$0xABC04 - 0x540C = 0xA67F8$$

func1 is 0xA67F8 bytes past jal

imm = 0xA67F8	0	1	0	1	0	0	1	1	0	0	1	1	1	1	1	1	1	1	0	0	0
bit number	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

## Assembly

## Field Values

## Machine Code

```
jal ra, func1
jal x1, 0xA67F8
```

imm <sub>20,10:1,11,19:12</sub>	rd	op	imm <sub>20,10:1,11,19:12</sub>	rd	op
0111 1111 1000 1010 0110	1	111	0111 1111 1000 1010 0110	00001	110 1111
20 bits	5 bits	7 bits	20 bits	5 bits	7 bits

(0x7F8A60EF)

# Review: Instruction Formats

7 bits	5 bits	5 bits	3 bits	5 bits	7 bits
funct7	rs2	rs1	funct3	rd	op
imm <sub>11:0</sub>		rs1	funct3	rd	op
imm <sub>11:5</sub>	rs2	rs1	funct3	imm <sub>4:0</sub>	op
imm <sub>12,10:5</sub>	rs2	rs1	funct3	imm <sub>4:1,11</sub>	op
imm <sub>31:12</sub>				rd	op
imm <sub>20,10:1,11,19:12</sub>				rd	op
20 bits				5 bits	7 bits

**R-Type**

**I-Type**

**S-Type**

**B-Type**

**U-Type**

**J-Type**

# Design Principle 4

## Good design demands good compromises

- Multiple instruction formats allow flexibility
  - add, sub: use 3 register operands
  - lw, sw, addi: use 2 register operands and a constant
- Number of instruction formats kept small
  - to adhere to design principles 1 and 3 (simplicity favors regularity and smaller is faster).

## Chapter 6: Architecture

# Immediate Encodings

# Constants / Immediates

- `lw` and `sw` use constants or *immediates*
- *immediately* available from instruction
- 12-bit two's complement number
- `addi`: add immediate
- **Is subtract immediate (`subi`) necessary?**

## C Code

```
a = a + 4;  
b = a - 12;
```

## RISC-V assembly code

```
# s0 = a, s1 = b  
addi s0, s0, 4  
addi s1, s0, -12
```

# Constants / Immediates

## Immediate Bits

imm <sub>11</sub>												imm <sub>11:1</sub>											imm <sub>0</sub>	I, S B U J								
imm <sub>12</sub>												imm <sub>11:1</sub>											0									
imm <sub>31:21</sub>						imm <sub>20:12</sub>						0																				
imm <sub>20</sub>						imm <sub>20:12</sub>						imm <sub>11:1</sub>											0									
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

# Immediate Encodings

## Instruction Bits

funct7								4	3	2	1	0	rs1				funct3				rd				R I S B U J
11	10	9	8	7	6	5	4	3	2	1	0	rs1				funct3				rd					
11	10	9	8	7	6	5	rs2				rs1				funct3				4	3	2	1	0		
12	10	9	8	7	6	5	rs2				rs1				funct3				4	3	2	1	11		
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	rd					
20	10	9	8	7	6	5	4	3	2	1	11	19	18	17	16	15	14	13	12	rd					
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	

- Immediate bits *mostly* occupy **consistent instruction bits**.
  - Simplifies hardware to build the microprocessor
- **Sign bit** of signed immediate is in **msb** of instruction.
- Recall that **rs2** of R-type can encode immediate shift amount.



## Chapter 6: Architecture

# Reading

# Machine Language & Addressing Operands

# Instruction Fields & Formats

Instruction	op	funct3	Funct7	Type
<b>add</b>	0110011 (51)	000 (0)	0000000 (0)	R-Type
<b>sub</b>	0110011 (51)	000 (0)	0100000 (32)	R-Type
<b>and</b>	0110011 (51)	111 (7)	0000000 (0)	R-Type
<b>or</b>	0110011 (51)	110 (6)	0000000 (0)	R-Type
<b>addi</b>	0010011 (19)	000 (0)	-	I-Type
<b>beq</b>	1100011 (99)	000 (0)	-	B-Type
<b>bne</b>	1100011 (99)	001 (1)	-	B-Type
<b>lw</b>	0000011 (3)	010 (2)	-	I-Type
<b>sw</b>	0100011 (35)	010 (2)	-	S-Type
<b>jal</b>	1101111 (111)	-	-	J-Type
<b>jalr</b>	1100111 (103)	000 (0)	-	I-Type
<b>lui</b>	0110111 (55)	-	-	U-Type

[See Appendix B for other instruction encodings](#)

# Interpreting Machine Code

- Write in binary
- Start with **op** (& **funct3**): tells how to parse rest
- Extract fields
- **op**, **funct3**, and **funct7** fields tell operation
- **Ex:** 0x41FE83B3 and 0xFDA58393

0x41FE83B3: 0100 0001 1111 1110 1000 0011 1011 0011  
op = 51, funct3 = 0: add or sub (R-type)  
funct7 = 010000: sub

0xFDA48393: 1111 1101 1010 0100 1000 0011 1001 0011  
op = 19, funct3 = 0: addi (I-type)

# Interpreting Machine Code

- Write in binary
- Start with **op** (& **funct3**): tells how to parse rest
- Extract fields
- **op**, **funct3**, and **funct7** fields tell operation
- **Ex:** 0x41FE83B3 and 0xFDA58393

Machine Code

Field Values

Assembly

(0x41FE83B3)

funct7

rs2

rs1

funct3

rd

op

0100 000

11111

11101

000

00111

011 0011

7 bits

5 bits

5 bits

3 bits

5 bits

7 bits

funct7

rs2

rs1

funct3

rd

op

32

31

29

0

7

51

7 bits

5 bits

5 bits

3 bits

5 bits

7 bits

sub x7, x29, x31

sub t2, t4, t6

(0xFDA48393)

imm<sub>11:0</sub>

rs1

funct3

rd

op

1111 1101 1010

01001

000

00111

001 0011

12 bits

5 bits

3 bits

5 bits

7 bits

imm<sub>11:0</sub>

rs1

funct3

rd

op

-38

9

0

7

19

12 bits

5 bits

3 bits

5 bits

7 bits

addi x7, x9, -38

addi t2, s1, -38

# Addressing Modes

## How do we address the operands?

- Register Only
- Immediate
- Base Addressing
- PC-Relative

# Addressing Modes

## Register Only

- Operands found in registers
  - **Example:** `add s0, t2, t3`
  - **Example:** `sub t6, s1, 0`

## Immediate

- 12-bit signed immediate used as an operand
  - **Example:** `addi s4, t5, -73`
  - **Example:** `ori t3, t7, 0xFF`

# Addressing Modes

## Base Addressing

- Loads and Stores
- Address of operand is:

base address + immediate

— **Example:** `lw s4, 72(zero)`

- $\text{address} = 0 + 72$

— **Example:** `sw t2, -25(t1)`

- $\text{address} = t1 - 25$

# Addressing Modes

## PC-Relative Addressing: branches and jal

### Example:

Address	Instruction
0x354	L1:     addi s1, s1, 1
0x358	sub t0, t1, s7
...	...
0xEB0	bne s8, s9, L1

The label is  $(0xEB0 - 0x354) = 0xB5C$  (**2908**) instructions **before** bne

imm<sub>12:0</sub> = -2908    1    0    1    0    0    1    0    1    0    0    1    0    0  
 bit number    12    11   10   9   8    7   6   5   4    3   2   1   0

### Assembly

### Field Values

### Machine Code

	imm <sub>12,10:5</sub>	rs2	rs1	funct3	imm <sub>4:1,11</sub>	op		imm <sub>12,10:5</sub>	rs2	rs1	funct3	imm <sub>4:1,11</sub>	op	
beq s8, s9, L1	1100 101	24	25	1	0010 0	99		1100 101	11000	11001	001	0010 0	110 0011	(0xCB8C9263)
(beq x25, x26, L1)	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits		7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	