095946- ADVANCED ALGORITHMS AND PARALLEL PROGRAMMING

NB: MASTER THEOREM NON PER FORZA DEVE ESSERE UTILIZZATO PER DESCRIVERE LE PERFORMANCE, MA ANCHE PER DESCRIVERE LA COMPLESSITA' PER ESEMPIO DA UN PUNTO DI VISTA DELLA MEMORIA. (ERA UNA DOMADA DELL'ESAME DI SETTEMBRE 2023)

Fabrizio Ferrandi

a.a. 2021-2022



ACKNOWLEDGE

MATERIAL FROM:

- PARALLEL COMPUTING LECTURES FROM PROF. RAN GINOSAR -TECHNION - ISRAEL INSTITUTE OF TECHNOLOGY
- DAVID RODRIGUEZ-VELAZQUEZ SPRING -09 CS-6260 DR. ELISE DE DONCKER
- JOSEPH F. JAJA, INTRODUCTION TO PARALLEL ALGORITHMS, 1992
 WWW.UMIACS.UMD.EDU/~JOSEPH/
- UZI VISHKIN, PRAM CONCEPTS (1981-TODAY)
 WW.UMIACS.UMD.EDU/~VISHKIN

OVERVIEW

- WHAT IS A MACHINE MODEL?
- WHY DO WE NEED A MODEL?
- RAM
- PRAM tool for understanding how fast a given parallel algorithm could run
 - STEPS IN COMPUTATION
 - WRITE CONFLICT
 - EXAMPLES

A PARALLEL MACHINE MODEL



What is a machine model?

Describes a "machine"

Puts a value to the operations on the machine



Why do we need a model?

Makes it easy to reason algorithms
Achieve complexity bounds
Analyzes maximum parallelism



- UNBOUNDED NUMBER OF LOCAL MEMORY CELLS
- EACH MEMORY CELL CAN HOLD AN INTEGER OF UNBOUNDED SIZE (can hold any number)
- INSTRUCTION SET INCLUDES SIMPLE
 OPERATIONS, DATA OPERATIONS, COMPARATOR,
 BRANCHES
- ALL OPERATIONS TAKE UNIT TIME
- TIME COMPLEXITY = NUMBER OF INSTRUCTIONS EXECUTED
- **SPACE COMPLEXITY** = NUMBER OF MEMORY CELLS USED

PRAM (PARALLEL RANDOM ACCESS MACHINE)

• DEFINITION:

- IS AN ABSTRACT MACHINE FOR DESIGNING THE ALGORITHMS APPLICABLE TO PARALLEL COMPUTERS
- M' IS A SYSTEM <M, X, Y, A> OF INFINITELY MANY
 - RAM'S M1, M2, ..., EACH M_I IS CALLED A PROCESSOR OF M'. ALL THE PROCESSORS ARE ASSUMED TO BE IDENTICAL. EACH HAS ABILITY TO RECOGNIZE ITS OWN INDEX I
 - INPUT CELLS X(1), X(2),...,
 - OUTPUT CELLS Y(1), Y(2),...,

we're replicating RAM machines as we need

SHARED MEMORY CELLS A(1), A(2),...,

among processors. -> if the memory is shared it is necessary to apply a set of rules for managing the access/read/writing of cells by processor



- UNBOUNDED COLLECTION OF RAM PROCESSORS P₀, P₁, ...,
- PROCESSORS DON'T HAVE TAPE
- EACH PROCESSOR HAS UNBOUNDED REGISTERS
- UNBOUNDED COLLECTION OF SHARE MEMORY CELLS
- ALL PROCESSORS CAN ACCESS ALL MEMORY CELLS IN UNIT TIME
- ALL COMMUNICATION VIA SHARED MEMORY

PRAM (STEP IN A COMPUTATION)

- CONSIST OF 5 PHASES (CARRIED IN PARALLEL BY ALL THE PROCESSORS) EACH PROCESSOR:
 - READS A VALUE FROM ONE OF THE CELLS X(1),..., X(N)
 - READS ONE OF THE SHARED MEMORY CELLS A(1), A(2),...
 - PERFORMS SOME INTERNAL COMPUTATION
 - MAY WRITE INTO ONE OF THE OUTPUT CELLS Y(1), Y(2),...
 - MAY WRITE INTO ONE OF THE SHARED MEMORY CELLS A(1), A(2),...


```
E.G. FOR ALL I, DO A[I] = A[I-1] + 1;

READ A[I-1], COMPUTE ADD 1, WRITE A[I]

HAPPENED SYNCHRONOUSLY
```


PRAM (PARALLEL RAM)

• SOME SUBSET OF THE PROCESSORS CAN REMAIN IDLE



- Two or more processors may read simultaneously from the same cell
- A write conflict occurs when two or more processors try to write

 we have to manage these conflicts to write simultaneously into the same cell



SHARE MEMORY ACCESS CONFLICTS

- PRAM ARE CLASSIFIED BASED ON THEIR READ/WRITE ABILITIES (REALISTIC AND USEFUL)
 - EXCLUSIVE READ(ER): ALL PROCESSORS CAN
 SIMULTANEOUSLY READ FROM DISTINCT MEMORY
 LOCATIONS
 - EXCLUSIVE WRITE(EW): ALL PROCESSORS CAN
 SIMULTANEOUSLY WRITE TO DISTINCT MEMORY
 LOCATIONS
 - CONCURRENT READ(CR): ALL PROCESSORS CAN
 SIMULTANEOUSLY READ FROM ANY MEMORY LOCATION
 - CONCURRENT WRITE(CW): ALL PROCESSORS CAN WRITE
 TO ANY MEMORY LOCATION
 - EREW, CREW, CRCW

CONCURRENT WRITE (CW)

- WHAT VALUE GETS WRITTEN FINALLY?
 - PRIORITY CW: PROCESSORS HAVE PRIORITY BASED ON WHICH VALUE IS DECIDED, THE HIGHEST PRIORITY IS ALLOWED TO COMPLETE WRITE
 - COMMON CW: ALL PROCESSORS ARE ALLOWED TO COMPLETE WRITE IFF ALL THE VALUES TO BE WRITTEN ARE EQUAL.
 - ARBITRARY/RANDOM CW: ONE RANDOMLY CHOSEN PROCESSOR IS ALLOWED TO COMPLETE WRITE

STRENGTHS OF PRAM

- PRAM IS ATTRACTIVE AND IMPORTANT MODEL FOR DESIGNERS OF PARALLEL ALGORITHMS WHY?
 - IT IS NATURAL: THE NUMBER OF OPERATIONS EXECUTED PER ONE CYCLE ON P PROCESSORS IS AT MOST P
 - IT IS STRONG: ANY PROCESSOR CAN READ/WRITE ANY SHARED MEMORY CELL IN UNIT TIME
 - IT IS SIMPLE: IT ABSTRACTS FROM ANY COMMUNICATION OR SYNCHRONIZATION OVERHEAD, WHICH MAKES THE COMPLEXITY AND CORRECTNESS OF PRAM ALGORITHM EASIER
 - IT CAN BE USED AS A BENCHMARK: IF A PROBLEM HAS NO FEASIBLE/EFFICIENT SOLUTION ON PRAM, IT HAS NO FEASIBLE/EFFICIENT SOLUTION FOR ANY PARALLEL MACHINE

COMPUTATIONAL POWER

MODEL A IS COMPUTATIONALLY STRONGER THAN MODEL B (A>=B)
 IFF ANY ALGORITHM WRITTEN FOR B WILL RUN UNCHANGED ON A
 IN THE SAME PARALLEL TIME AND SAME BASIC PROPERTIES.





DEFINITIONS

$T^*(n)$	Time to solve problem of input size <i>n</i> on <u>one</u> processor, using best <u>sequential</u> algorithm
$T_p(n)$	Time to solve on p processors (parallel algorithm version)
$SU_{p}(n) = \frac{T^{*}(n)}{T_{p}(n)}$	Speedup on p processors
$E_p(n) = \frac{T_1(n)}{pT_p(n)}$	Efficiency (work on $1 / work$ that could be done on p)
$T_{\infty}(n)$	Shortest run time on any p
$C(n)=P(n) \cdot T(n)$	Cost (processors and time)
W (n)	Work = total number of operations

•
$$T^* \neq T_1$$

•
$$SU_P \leq P$$

•
$$SU_P \le \frac{T_1}{T_{\infty}}$$

•
$$E_p \leq 1$$

•
$$T_1 \ge T^* \ge T_p \ge T_{\infty}$$

the best case there is when $T1 = p^*Tp \Rightarrow$ Efficiency = 1. Generally T1 < pTp so the efficienty is < 1 \Rightarrow in that case parallel solutions are the best w.r.t sequential one

• IF
$$T^* pprox T_1$$
, $E_p pprox rac{T^*}{pT_p} = rac{SU_p}{p}$

•
$$E_p = \frac{T_1}{pT_p} \le \frac{T_1}{pT_\infty}$$

- NO USE MAKING P LARGER THAN MAX SU:
 - E→0, EXECUTION NOT FASTER

•
$$T_1 \in O(C), T_p \in O(C/p)$$

•
$$p \approx AREA$$
, $W \approx ENERGY$,


$$\frac{W}{T_p} \approx \text{POWER}$$
 this is the power consumption

15

to spend for the computation/reasources used for the algorithm

SPEEDUP AND EFFICIENCY

the best case is when there is no sequential percentage/portion in the execution. -> we want 100% parallelized execution



Warning: This is only a (bad) example: An 80% parallel Amdahl's law chart.

We'll see why it's bad when we analyze (and refute) Amdahl's law. Meanwhile, consider only the trend.

EXAMPLE 1: MATRIX-VECTOR MULTIPLY

•
$$Y := AX$$
 $(n \times n, n)$ $A = \begin{bmatrix} A_1 \\ A_2 \\ \vdots \\ A_p \end{bmatrix}$, A_i $(r \times n)$

- $p \le n$, r = n/p p stands for processors and n stands for number of columns -> by doing r=n/p -> measn that each processor is working on a portion = to r
- EXAMPLE: $(256 \times 256, 256)$ $A = \begin{bmatrix} A_1 \\ A_2 \\ \vdots \\ A_{32} \end{bmatrix}$, A_i (8×256)
 - 32 PROCESSORS, EACH A_i BLOCK IS 8 ROWS
- PROCESSOR P_i READS A_i AND X, COMPUTES AND WRITES Y_i.
 - "EMBARRASSINGLY PARALLEL" NO CROSS-DEPENDENCE

MVM ALGORITHM

i IS THE PROCESSOR INDEX

BEGIN

- 1. GLOBAL READ $(Z \leftarrow X)$
- 2. GLOBAL READ(B $\leftarrow A_i$)
- 3. COMPUTE W:=BZ
- 4. GLOBAL WRITE(W $\rightarrow y_i$)

END

- STEP 1: CONCURRENT READ OF X(1:N)
 - BEST SUPPORTED BY B-CAST?
 - TRANSFER N ELEMENTS
- STEP 2: SIMULTANEOUS READS OF DIFFERENT SECTIONS OF A
 - TRANSFER n^2/p ELEMENTS TO EACH PROCESSOR
- STEP 3: COMPUTE
 - COMPUTE n^2/p OPS PER PROCESSOR
- STEP 4: SIMULTANEOUS WRITES
 - TRANSFER n/p ELEMENTS FROM EACH PROCESSOR
 - NO WRITE CONFLICTS

MVM ALGORITHM


i IS THE PROCESSOR INDEX

BEGIN

- 1. GLOBAL READ $(Z \leftarrow X)$
- 2. GLOBAL READ(B $\leftarrow A_i$)
- 3. COMPUTE W:=BZ
- 4. GLOBAL WRITE(W $\rightarrow y_i$)

END

MATRIX-VECTOR MULTIPLY



The PRAM algorithm

i is core index AND slice index

Begin

$$y_i = A_i x$$

End

A,x,y in shared memory (Concurrent Read of x)


Temp are in private 20 memories


PERFORMANCE OF MVM

• T₁(N²)=O(N²) complessità della risoluzione dell'algoritmo della moltiplicazione della matrice in maniera sequenziale

complessità relativa a P processors che stanno lavorando insieme

- $T_P(N^2)=O(N^2/P)$ --- LINEAR SPEEDUP, SU=P
- COST=O(P· N²/P)= O(N²), each processor spends N²/P => the total cost is P*N²/P
- W=C, W/T_P=P --- LINEAR POWER
- $E_p = \frac{T_1}{pT_p} = \frac{n^2}{pn^2/p} = 1$ --- PERFECT EFFICIENCY





log

EXAMPLE 2: SPMD SUM A(1:N) ON PRAM

```
(GIVEN n = 2^k)
```

BEGIN

1. GLOBAL READ (A←A(I))

2. GLOBAL WRITE(A→B(I))

3. FOR H=1:K

IF $i \le n/2^h$ THEN BEGIN

GLOBAL READ(X←B(2I-1))

GLOBAL READ(Y←B(2I))

Z := X + Y

GLOBAL WRITE(Z→B(I))

END

4. IF I=1 THEN GLOBAL WRITE($Z \rightarrow S$)

END

h	i	adding
1	1	1,2
	2	3,4
	3	5,6
	4	7,8
2	1	1,2
	2	3,4
3	1	1,2

LOGARITHMIC SUM

THE PRAM ALGORITHM

// SUM VECTOR A(*)

BEGIN

B(I) := A(I)

FOR H=1:LOG(N) (distribuisce i valori nell'albero e ne fa la somma)


IF $i \le n/2^h$ THEN

B(I) = B(2I-1) + B(2I)

END

// B(1) HOLDS THE SUM

ad ogni iterazione consideri un numero di elementi che è la metà dell'iterazione precedente. => vedi prossima slide



looking from the bottom to the top (this is parallel algorithm) values are read from the memory and put into the array. Then start the sum operation in a parallel way. Each process computes a sum (see the tree) up to the root that is the final value S=B(1)B(1)B(2)B(1) P_1 B(2)B(3)B(4)B(1) P_3 P_4 B(1)B(2)B(3)B(4)B(5)B(6)B(7)B(8)=A(3)=A(5)=A(6)=A(1 P_8

FIGURE 1.4

Computation of the sum of eight elements on a PRAM with eight processors. Each internal node represents a sum operation. The specific processor executing the operation is indicated below each node.

mentre P1 sta facendo la somma nota che P2 è in idle

assumption -> #processors = N (numero di elementi da sommare)

PERFORMANCE OF SUM (P=N)

sequential algorithm, and executed on a single processor

• $T^*(N) = T_1(N) = N$


•
$$SU_P = \frac{n}{2 + \log n}$$


cost of the parallelized algorithm

• COST=P· (2+LOG N)≈N LOG N

•
$$E_p = \frac{T_1}{pT_p} = \frac{n}{n \log n} = \frac{1}{\log n}$$

Speedup and efficiency decrease





PERFORMANCE OF SUM (N>>P)


•
$$T_p(n) = \frac{n}{p} + \text{LOG } p$$

•
$$SU_p = \frac{n}{\frac{n}{p} + \log p} \approx P$$

• COST=
$$p\left(\frac{n}{p} + \text{LOG } p\right) \approx N$$

• WORK =
$$N+P \approx N$$

•
$$E_p = \frac{T_1}{pT_p} = \frac{n}{p(\frac{n}{p} + \log p)} \approx 1$$



Speedup & power are linear Cost is fixed Efficiency is 1 (max)

WORK DOING SUM


$$T_8 = 5$$

C = 8.5 = 40 -- could do 40 steps

W = 2n = 16 -- 16/40, wasted 24

$$Ep = \frac{2}{\log n} = \frac{2}{3} = 0.67$$

$$\frac{W}{C} = \frac{16}{40} = 0.4$$



SIMPLIFYING PSEUDO-CODE

PRAM pseudocode and each instruction can be spread among different processors

REPLACE

GLOBAL READ($X \leftarrow B$)

GLOBAL READ(Y←C)

Z := X + Y


GLOBAL WRITE($Z \rightarrow A$)

CLOBAL MADITE(7-)

• BY

A := B + C ---A,B,C SHARED VARIABLES

EXAMPLE 3: MATRIX MULTIPLY ON PRAM



e infatti se vedi il calcolo di Ci,j hai 3 indici

• C := AB
$$(n \times n)$$
, $n = 2^k$

definisco la dimensione della matrice come n=2^k

- RECALL MM: $C_{i,j} = \sum_{l=1}^{n} A_{i,l} B_{l,j}$
- $p=n^3$ this is the #processor in order to have the best performance because: you have n^2 cells, each of these need to be dealt with a set of processor and each of this must be run in parallel -> so at least we have n^2 tasks. But for each of this task you have another parallelization for computing the output result.
- STEPS

quindi ogni processo fa questa cosa.

- PROCESSOR $P_{i,j,l}$ COMPUTES $A_{i,l}B_{l,j}$
- THE n PROCESSORS $P_{i,j,1:n}$ COMPUTE SUM $\sum_{l=1}^{n} A_{i,l} B_{l,j}$

MM ALGORITHM

of n^3 processors

ROCESSOR KNOWS ITS I,J,k e policie quell'if serve ad identificare il processo che dovrà compiere quella somma. Quindi ad ogni iterazione consideri un numero di elem che è la metà della precedente iteraz. e k sono i livelli dell'albero binario. quindi con L (iteratore da 1 alla dimensione della matrice) identifico il fatto che fintanto che ci sono delle somme da fare allora le calcolo dentro l'if

BEGIN

1.
$$T_{i,j,l} = A_{i,l}B_{l,j}$$

IF
$$l \le n/2^h$$
 THEN

$$T_{i,j,l} = T_{i,j,2l-1} + T_{i,j,2l}$$

3. IF
$$l=1$$
 THEN $\mathcal{C}_{i,j}=\mathcal{T}_{i,j,1}$

END

so the total cost is $= 2 + \log n$

• STEP 1: COMPUTE $A_{i,l}B_{l,j}$ this costs 1

CONCURRENT READ

STEP 2: SUM
 this co

this costs logn (somma di elementi messi nell'albero binario)

STEP 3: STORE

EXCLUSIVE WRITE this costs 1

- RUNS ON CREW PRAM
- WHAT IS THE PURPOSE OF "IF l=1" IN STEP 3? WHAT HAPPENS IF ELIMINATED?

PERFORMANCE OF MM


•
$$T_1 = n^3$$

•
$$T_{p=n^3} = \text{LOG } n$$

•
$$SU = \frac{n^3}{\log n}$$

•
$$Cost = n^3 LOG n$$

•
$$E_p = \frac{T_1}{pT_p} = \frac{1}{\log n}$$



SOME VARIANTS OF PRAM

here we dont have an umbounded number of memory/cells and unbounded number of processors

- BOUNDED NUMBER OF SHARED MEMORY CELLS. SMALL MEMORY PRAM

 (INPUT DATA SET EXCEEDS CAPACITY OF THE SHARE MEMORY I/O

 VALUES CAN BE DISTRIBUTED EVENLY AMONG THE PROCESSORS)
- BOUNDED NUMBER OF PROCESSOR SMALL PRAM. IF # OF THREADS OF EXECUTION IS HIGHER, PROCESSORS MAY INTERLEAVE SEVERAL THREADS.
- BOUNDED SIZE OF A MACHINE WORD. WORD SIZE OF PRAM
- HANDLING ACCESS CONFLICTS. CONSTRAINTS ON SIMULTANEOUS ACCESS TO SHARE MEMORY CELLS



we dont have un umbounded number of processors.

 ASSUME P'<P. ANY PROBLEM THAT CAN BE SOLVED FOR A P PROCESSOR PRAM IN T STEPS CAN BE SOLVED IN A P' PROCESSOR PRAM IN T' = O(TP/P') STEPS (ASSUMING SAME SIZE OF SHARED MEMORY)

PROOF:

- PARTITION P IS SIMULATED PROCESSORS INTO P' GROUPS OF SIZE P/P' EACH
- ASSOCIATE EACH OF THE P'SIMULATING PROCESSORS WITH ONE OF THESE GROUPS
- EACH OF THE SIMULATING PROCESSORS SIMULATES ONE STEP OF ITS GROUP OF PROCESSORS BY:
 - EXECUTING ALL THEIR READ AND LOCAL COMPUTATION SUBSTEPS FIRST
 - EXECUTING THEIR WRITE SUBSTEPS THEN

it is the same for the memory

LEMMA

ASSUME M'<M. ANY PROBLEM THAT CAN BE SOLVED FOR A P PROCESSOR AND M-CELL PRAM IN T STEPS CAN BE SOLVED ON A
MAX(P,M')-PROCESSORS M'-CELL PRAM IN O(TM/M') STEPS

PROOF:

- PARTITION M SIMULATED SHARED MEMORY CELLS INTO M' CONTINUOUS SEGMENTS S₁ OF SIZE M/M' EACH
- EACH SIMULATING PROCESSOR P', 1 <= I <= P, WILL SIMULATE PROCESSOR P, OF THE ORIGINAL PRAM
- EACH SIMULATING PROCESSOR P'₁ 1 <= I <= M', STORES THE INITIAL CONTENTS OF S₁ INTO ITS
 LOCAL MEMORY AND WILL USE M'[I] AS AN AUXILIARY MEMORY CELL FOR SIMULATION OF
 ACCESSES TO CELL OF S₁
- SIMULATION OF ONE ORIGINAL READ OPERATION

EACH P', I=1,...,MAX(P,M') REPEATS FOR K=1,...,M/M'

- 1. WRITE THE VALUE OF THE K-TH CELL OF S, INTO M'[I] I=1...,M',
- 2. READ THE VALUE WHICH THE SIMULATED PROCESSOR $P_1 = 1,...,P$, WOULD READ IN THIS SIMULATED SUBSTEP, IF IT APPEARED IN THE SHARED MEMORY
- THE LOCAL COMPUTATION SUBSTEP OF P, I=1..,P IS SIMULATED IN ONE STEP BY P',
- SIMULATION OF ONE ORIGINAL WRITE OPERATION IS ANALOGOUS TO THAT OF READ

PREFIX SUM


- TAKE ADVANTAGE OF IDLE PROCESSORS IN SUM
- COMPUTE ALL PREFIX SUMS $S_i = \sum_{1}^{i} a_j$
 - a_1 , $a_1 + a_2$, $a_1 + a_2 + a_3$, ... it is the considering the prefix sum every time i add an element to the previous sum.

for computing it in a sequential way we have to generate a new result (prendendo in considerazione l'ultimo elemento da sommare) for each iteration.

in a parallel way -> see the next slide

in that case, in a parallel way we have a binary tree that combines (for each node) summations. Before a1+a2 then a3+a4 and so on, one for each processor. Then partial results are summed by another processor and on up to root for computing the final result.

PREFIX SUM ON CREW PRAM



quindi abbiamo 4 processi per fare somme a1+a2,a3+a4,a5+a6,a7+a8, poi abbiamo altri due processi che fanno le somme parziali e poi un processo per la somma finale -> in questi ultimi due step ci sono 2 e poi 3 processi che vanno in idle -> dobbiamo capire in qualche modo come utilizzarli per arrivare allo stesso risultato !! Inoltre se fossimo in un algoritmo sequenziale, il #operazioni sarebbe N, mentre in questo caso è N*logN (perchè le singole somme costano logN visto che ci troviamo in un albero binario e poi per ciascuna di queste operazioni occorre fare la somma quindi N*logN) che è di più di N nonostante stiamo parallelizzando!

Is PRAM implementable?

- Can be an ideal model for theoretical algorithms
 - Algorithms may be converted to real machine models (XMT, Plural, Rigel, Tilera, ...)
- Or can be implemented 'directly'
 - Concurrent read by detect-and-multicast
 - Like the Plural C2M net
 - Like the XMT read-only buffers
 - Concurrent write how?
 - Fetch & Op: serializing write
 - Prefix-sum (f&a) on XMT: serializing write
 - Common CRCW: detect-and-merge
 - Priority CRCW: detect-and-prioritize
 - Arbitrary CRCW: arbitrarily...

Common CRCW example 1: DNF

- Boolean DNF (sum of products)
 - $X = a_1b_1 + a_2b_2 + a_3b_3 + ...$ (AND, OR operations)
 - PRAM code (X initialized to 0, task index=\$):
 if (a_sb_s) X=1;
 - Common output:
 - Not all processors write X.
 - Those that do, write 1.
 - Time O(1)
 - Great for other associative operators
 - e.g. (a₁+b₁)(a₂+b₂).. OR/AND (CNF):
 init X=1, if NOT (a_s+b_s) X=0;
 - Works on common / priority / arbitrary CRCW

PRAM SoP: Concurrent Write

- Boolean $X=a_1b_1+a_2b_2+...$
- The PRAM algorithm

```
Begin

if (a<sub>i</sub>b<sub>i</sub>) X=1

End
```

All cores which write into X, write the same value

WHY PRAM? for analyzing algorithms

- LARGE BODY OF ALGORITHMS
- EASY TO THINK ABOUT
- SYNC VERSION OF SHARED MEMORY → ELIMINATES SYNC AND COMM ISSUES, ALLOWS FOCUS ON ALGORITHMS
 - BUT ALLOWS ADDING THESE ISSUES
 - ALLOWS CONVERSION TO ASYNC VERSIONS
- EXIST ARCHITECTURES FOR BOTH
 - SYNC (PRAM) MODEL
 - ASYNC (SM) MODEL
- PRAM ALGORITHMS CAN BE MAPPED TO OTHER MODELS

AMDAHL'S LAW VS GUSTAFSON'S LAW

to understand the upperbound of a given algorithm


AMDAHL'S LAW

- GENE AMDHAL WAS ONE OF THE THREE ARCHITECTS OF IBM MAINFRAMES
 - AMDAHL, BLAAUW & BROOKS (1964), ARCHITECTURE OF THE IBM SYSTEM/360, IBM J. R&D, 8(2):87-101.
- HE OBJECTED TO PARALLELISM
 - AMDAHL (1967), VALIDITY OF THE SINGLE PROCESSOR APPROACH TO
 ACHIEVING LARGE-SCALE COMPUTING CAPABILITIES, AFIPS CONFERENCE
 PROCEEDINGS (30): 483–485. http://www.inst.eecs.berkeley.edu/~n252/paper/amdahl.pde
- HIS MODEL HAS BEEN ABUSED EVER SINCE...

one sequential and another one that is parallelized

AMDAHL'S LAW

- MODEL: COMPUTATION CONSISTS OF INTERLEAVED SEGMENTS OF TWO TYPES:
 - SERIAL SEGMENTS CANNOT BE PARALLELIZED
 - PARALLELIZABLE SEGMENTS



CONTINUOUS SCENARIO IN THE MODEL:

AMDAHL'S LAW

MODEL: IN A SERIAL VERSION, THE PARALLELIZABLE PART IS A FIXED FRACTION F



P = #processors

EXPRESSION:


$$SU(P,f) = \frac{T_1}{T_P} = \frac{T_1}{T_1 \cdot (1-f) + \frac{T_1 \cdot f}{P}} = \frac{1}{(1-f) + \frac{f}{P}}$$


$$\lim_{P \to \infty} SU(P,f) = \frac{1}{1-f}$$

if we have un unlimited amount of processors

AMDAHL'S LAW

SU(P), parameter f





48

Note the pessimism: given a problem with inherent *f*=90%, there is no points in using more than 10 processors.

GUSTAFSON DIDN'T AGREE

- JOHN L. GUSTAFSON (1988), REEVALUATING AMDAHL'S LAW http://hint.byu.edu/documentation/gus/amdahlslaw/amdahls.html (SANDIA NATIONAL LABS)
- ON 1024 HYPERCUBE MPP

Problem Proble	Total Speedup	Speedup of parallel parts
beam stress analysis using conjugate gradients	1021	1023.9969
wave simulation using explicit finite differences	1020	1023.9965
unstable fluid flow using flux-corrected transport	1016	1023.9965


• SUGGESTED: "WE FEEL THAT IT IS IMPORTANT FOR THE COMPUTING RESEARCH COMMUNITY TO OVERCOME THE "MENTAL BLOCK" AGAINST MASSIVE PARALLELISM IMPOSED BY A MISUSE OF AMDAHL'S SPEEDUP FORMULA."

GUSTAFSON'S LAW

KEY POINTS


- PORTION F IS NOT FIXED
- ABSOLUTE SERIAL TIME IS FIXED
- PARALLEL PROBLEM SIZE IS INCREASED TO EXPLOIT MORE PROCESSORS
- INVARIANTS:
 - FIXED SERIAL TIME (S OF TOTAL)
 - FIXED PARALLEL TIME (1-S OF TOTAL)
- 'FIXED TIME MODEL'
 - AMDAHL'S IS 'FIXED SIZE MODEL'

$$SU(P) = \frac{T_1}{T_P} = \frac{s + P \cdot (1 - s)}{s + (1 - s)} = s + P \cdot (1 - s)$$



GUSTAFSON'S LAW

- LINEAR SPEEDUP!
- EMPIRICALLY APPLICABLE TO HIGHLY-PARALLEL ALGORITHMS



IMPLICATIONS

AMDAHL'S LAW PRESUPPOSES THAT THE COMPUTING REQUIREMENTS
WILL STAY THE SAME, GIVEN INCREASED PROCESSING POWER. IN
OTHER WORDS, AN ANALYSIS OF THE SAME DATA WILL TAKE LESS
TIME GIVEN MORE COMPUTING POWER.

IMPLICATIONS

- GUSTAFSON, ON THE OTHER HAND, ARGUES THAT MORE COMPUTING POWER WILL CAUSE THE DATA TO BE MORE CAREFULLY AND FULLY ANALYZED
- WHERE IT WOULD NOT HAVE BEEN POSSIBLE OR PRACTICAL TO SIMULATE
 THE IMPACT OF NUCLEAR DETONATION ON EVERY BUILDING, CAR, AND
 THEIR CONTENTS (INCLUDING FURNITURE, STRUCTURE STRENGTH, ETC.)
 BECAUSE SUCH A CALCULATION WOULD HAVE TAKEN MORE TIME THAN
 WAS AVAILABLE TO PROVIDE AN ANSWER, THE INCREASE IN COMPUTING
 POWER WILL PROMPT RESEARCHERS TO ADD MORE DATA TO MORE
 FULLY SIMULATE MORE VARIABLES, GIVING A MORE ACCURATE RESULT.