Improving the Utilization of Micro-operation Caches in x86 Processors

Hyperthreads (6) Sumon Nath (21Q050007)

I. SUMMARY

Micro-operation(uop) caches are used in modern x86 processors in order to bypass the high latency and power hungry fetch and decode units. The authors demonstrate the impact of uop caches on performance improvement and power reduction. They show that current design of uop caches are highly fragmented due to termination conditions(discussed in section II) and proposes two solutions to reduce the fragmentation.

II. DETAILS

A. Fragmentation

- The uops decoded from the decoder unit is stored in a buffer called the accumulation buffer. Once a termination condition is met, all the uops in the accumulation buffer are combined together into a uop entry and filled into the uop cache.
- The first termination condition is the I-cache line boundary termination condition, which terminates a uop cache entry when the I-cache line boundary is reached. In case sequential code spans across I-cache line boundary, this termination condition unnecessarily creates two cache entries. Most often these entries are small and leads to uop cache fragmentation.
- The second termination condition is predicted taken branches. Similar to the first termination condition, this leads to small uop cache entries and leads to fragmentation.
- There are some other termination conditions, like the maximum number of immediate/displacement field per uop cache entry and the maximum number of microcoded instructions per uop cache entry, which leads to uop cache fragmentation.

B. Solution I - CLASP

- Cache line boundary agnostic uop cache design(CLASP) is the first solution proposed by the authors to reduce uop cache fragmentation.
- CLASP targets the I-cache line boundary termination condition and basically relaxes it. This leads to merging of uop cache entries spanning across I-cache line boundary belonging to sequential code.
- As two uop cache entries are merged together by CLASP, it doubles the uop dispatch bandwidth.

C. Solution II - Compaction

- Compaction targets the termination conditions other than
 I-cache line boundary termination condition. As the name
 suggests, it tries to compact unrelated uop cache entries
 in the same uop cache line. As the entries are not merged
 together and are just placed in the same cache line, the
 dispatch bandwidth remains the same unlike CLASP
- The main challenge with compaction is which uop cache entries to compact together to get maximum uop cache utilization. The paper proposes three compaction techniques to address this issue.
- The first compaction technique they propose is the Replacement aware compaction(RAC). RAC tries to compact an incoming uop cache entry with the most recently used(MRU) cache line. This ensures that temporally correlated uop cache entries are compacted together in the same uop cache line.
- The second compaction technique is Prediction window aware compaction(PWAC) which tries to compact uop cache entries from the same prediction window.
- The last compaction technique is Forced-PWAC(FPWAC)
 which forces compaction an incoming uop cache entry
 with a cache entry from the same prediction window, in
 case the cache entry resident in the cache is previously
 compacted with a uop cache entry from some other
 prediction window.

III. POSITIVES

- With all the mitigation techniques working together there is a performance improvement of 5.3% compared to a baseline with a uop cache which supports 2K entries.
- The average decoder power consumption decreases by 19.4% on average with all mitigation techniques working simultaneously considering the same baseline.

IV. NEGATIVES

 The compaction technique FPWAC incurs an additional read and write penalty.

Review-3: Improving the utilization of Micro-operation Caches in X86 Processors 1st Pass: - why CISC? - reduce inst. fetch energy cost & bandwidth. High throughput CISC decoding requires energy hungry bajic. After decoding case into sops. -> map cache is used to bypan costly decoding. problems with up cache: -> heavily fragmented solutions - 1) CLASP -2) map cashe compaction 3 these 2 are complimentary. Background A. Frontend. -> Branch predictors predi generate prediction window which is a seq. of consecutive instructions, predicted by the branch predictor. > PW can start or end onywhere in an I-couche line. why is this info weful? * instructions 3 hardware structures are used: I cache, up cache, loop cache. -> inst jetched from lecaence need to be decoded to get the nops. -> mops are cached in the nop cache + loop cache. In case of hit in mop/loop cache, moned to heavy penalty of decoding can be avoided.

is high marker embane carps of torps
Bourn carlie
Answer stops one of fined length (190 inter portially) decoded fined length RISC operations. Their is implementation dependent Kay bekening stops are fined length.
The # of instructions in the PW. o indirectly the size of wop cache entry thus depends on the PW torminating conditions to predicted token boundary. O Also the max # of wops allowed per ways cache entry in restricted by the wop eache line size.
A mop cache entry can store routing mops from multiple sequential PW.
A PW con also span A PW (the wops in the PW) can span accross two wop cache entries due to the wat limit on the groups per couhe every due to fixed cache line size.
-> mops are accumulated in a huffer till a formination condition is met, after which the maps are maps forming a map cache entry is written who the map cache.
-> up cache in indened by the shorting address of the PW.
* A mop cashe entry may not occupy on entire cache line, i.e., the # of coops in a cache entry vories.
Problem with frace caches.
Problem with frace caches. Truce cache builds up mor cache entries beyond taken branches
> invalicating is complen > power & complexity overhead due to multi-branch predicts
-> power & complem of overhead me wo have

Modern processors employ CISC 3/5A. It was a decoupled front end. Decoding in high latency & power hungry due to variable Lost Bottleneck in the Retricts fundament bondowdish (we For high enec. BW, high dispatch BW is necessary). # Also @ antractions are decoded into fined length waps to facilitate enecution -) It In modern processors, Instruction are fetched & decoded in wops. (a) Jecode: high latency & power (b) Jekh mins: high penalty. solution: nops are cached in nop cache. @ on hir, an ffetch & decode is bypaned soving latery & power. () hit on entries containing predicted branches can reduce Branch misprediction, latency. problem with wop cashes: >> fragmentation (discussed later) >> leads to lower caehe utilization & thus low hit rate solutions proposed: 1. CLASP: may marger sequential upp cache entries into some cashe line improves performance by 5.6%. 2. Compaction: with CLASP improves performance by 12.8%.

Motivation: UPC 5 uops committed per cycle promy for Crowy for frontend performance) up each e wi lareline: map caule with 2k maps. up cache with 64K wops. → UPC improvement - 11.2% -> reduction in decoder power consumption - 39.2% > Fetch ration (~ hit rate) - 69.7 % improvement in → increase in dispatch BW - 13.01%. Lidecreare in ang. branch missprediction - 10.31% Two ways to test go ahead improve performance Bareline: 2K mops. I) throw money of the proper tincrease the coache current design. 2) identify if trassline has some inefficiency & optimize. Paper torgets point - 2. Sources of Inefficiency (pagmentation) € > cache lines are frogmented Greaton: termenating, conditions which govern mop cache entry formation. (8) 72% of cache entries are less than 40 B (which is the rize of a cache line). > 49.4% of eache entries are forminated due to

-> The second termanitating condition causing fragmentation. Ly mop cache entries derminated due 10 I vache the boundary. - usp cache entries corresponding to to contigue I cache lines occupy different lines evan though control flow between the usps /instractions is sequential. why this ferminating condition? To avoid building up traces in kep cache that and necessitates a flush of the entire up cache upon invalidation. Solution 1: CLASP Cache line boundary AgoStic design nop cache design. -> relanes the I-cade line boundary constraint, & allows up cache entrier beyond to build beyond I cache Cinc boundaries provided control flow is sequential accords the I-cache line boundary > About 35% of up cache entries span accross I-cache line boundaries offer removing the

boundary termination condition.

**Nop cache entries crossing I-cache line boundaries are merged fogether, into an oc entry.

This increases the dispatch BW, as more than one up entries are dispatched on a single dop eache hit.

Solution 2: Compaction - Remaining termination conditions will lead to fragmentation -> the More than one map cache entries are compacted dagether into a single up cache line, provided the entries can be accomodated in a sin the cache line € Unlike CLASP up cache entries are but merged into a ringle oc entry. Therefore, dispatch BW permains same. -> Bot Tags for both up coche entries are stored for a single cache line. Problem with compaction. -> Selecting a richim according to LRU may not create enough space for the new up cache entry. Need to find a notew owny. This word increases god as o cache fill laterry & can lead to decode stalls which negatively impacts performance. The complication arises as size of new most cache entry er only known with fill time. Sol; Instrad of having replacement state per cache entry, Exict entire take Ocache line intend of just the one howe it per cache line. Thus, there will be always space for new usp stacke entry. -> Crucial: which entries to compact fogether, as. compacted entries will be existed together. And this will impact Jetch patio.

1) Replacement Aware compaction (RAC):
→ during up cache fill RAC attempts to compact the new entry with most recently used ⊕ C entry. compacted This ensure Ocache entries oure closed to each other proporties.
(c) portage
2) PWAC (PW aware compaction). 1 pead to 1 pead to 2) A single prediction window may contain multip occentives. due to other terminating conditions. 31. 6 % of PMs
-> Observed that almost 845 To 31. 6% of PMS.
-> Observed that almost \$45 to 31. 6 % of PMs lead to multiple or entries. -> And normally those would go to different cache lines-
Sol. It is beneficial of most of the some PW. Of they are from some AW. PWAC tries to compact entries from the some PW.
3) FPWAC (Forced PWAC). The cove pWAC cont compact ocentries from The cove pWAC cont compact ocentries from Name PW, due due to the fact that one entry from PW was already compacted with an entry from PW (A). From PW (B) cont be compacted with B And new Purty from PW (B) cont be compacted with B FPWAC frees compaction of entries from same PW (B) Problem: additional read + write
infrequent than PWAC.

and probable